

## QP7133SA & QP7133LA High-Speed 2K x 16 Dual-Port Static RAM

### General Description

The QP7133SA/LA are CMOS Fast 2K x 16 Dual-Port Static RAMs (SRAM). QP Semiconductor designed the QP7133SA/LA to be direct replacements for the IDT7133SA/LA. They are designed to be used as stand-alone Dual-Port RAMs in 16 bit applications.

The QP7133SA/LA support asynchronous access for reads or writes to any location in memory via two independent ports with separate control and address and I/O pins that function identically to the IDT7133SA/IDT7133LA.

The QP7133SA/LA have an automatic power down feature controlled by the appropriate Chip Enable ( $\overline{CE}$ ) pin that puts each port into a very low standby power mode.


The QP7133SA/LA utilize CMOS high-performance technology which allows access times as fast as 35ns and low power consumption typically at 750mW. The QP7133LA is the low-power version which offers a battery backup data retention capability with typical power consumption of 10 $\mu$ W from a 2V source.

The QP7133SA/LA are available in hermetic ceramic 68-pin PGA and ceramic 68-pin Flatpack packages. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### Features

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- Fully asynchronous operation from either port
- High-speed access
  - o Military: 35/45/55/70/90 ns
- Low-power operation
  - o QP7133SA
    - Active: 750mW (typ.)
    - Standby: 0.2mW (typ.)
  - o QP7133LA
    - Active: 750mW (typ.)
    - Standby: 0.2mW (typ.)
    - Data Retention mode: 10 $\mu$ W (typ.)
- Separate upper-byte and lower-byte write control for each port
- On-chip port arbitration logic
- Battery backup operation—2V data retention
- TTL-compatible, single 5V ( $\pm 10\%$ ) power supply
- Packages: 68-pin PGA & 68-pin Flatpack
- Available as SMD# 5962-88665 and 5962-88610
- Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available

## Block Diagram




**Notes:**


$\overline{BUSY}$  is an open drain output and requires pull-up resistor

## Functional Description

Left Port	Right Port	Functional Description
$\overline{CE}_L$	$\overline{CE}_R$	Chip Enable
R/W <sub>LUB</sub>	R/W <sub>RUB</sub>	Read/Write Enable-upper byte
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
R/W <sub>LLB</sub>	R/W <sub>RLB</sub>	Read/Write Enable-lower byte
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A <sub>0L</sub> - A <sub>10L</sub>	A <sub>0R</sub> - A <sub>10R</sub>	Address
I/O <sub>0L</sub> - I/O <sub>15L</sub>	I/O <sub>0R</sub> - I/O <sub>15R</sub>	Data Input/Output
V <sub>CC</sub>		Power- All V <sub>CC</sub> pins must be connected to a power supply
GND		Ground- All GND pins must be connected to a good ground

# Connection Diagrams





**Absolute Maximum Ratings** /1

Condition	Rating	Units
Supply Voltage Range	-0.5 to +7.0	Volts DC
Input Voltage	-0.5 to +6.0	Volts DC
Storage Temperature Range	-65 to +150	°C
Output Current	50	mA
Maximum Power Dissipation ( $P_D$ )	2.0	W
Lead Temperature (soldering, 10 seconds)	+260	°C
Junction Temperature ( $T_J$ )	+150	°C

/1Stresses above the AMR may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. All voltages referenced to GND, unless otherwise specified.

**Recommended Operating Conditions** /1

Condition	Rating	Units	Notes
Supply Voltage Range ( $V_{CC}$ )	4.5 to 5.5	Volts DC	
High-Level Input Voltage ( $V_{IH}$ )	2.2 to 6.0	Volts DC	
Low-Level Input Voltage ( $V_{IL}$ )	-0.5 to +0.8	Volts DC	
Case Operating Range ( $T_c$ )	-55C to +125	°C	

/1Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

ELECTRICAL PERFORMANCE CHARACTERISTICS-DC						
Test	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V	Min	Typ	Max	Unit
Output Low Voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5V, V <sub>IH</sub> = 2.2V, V <sub>IL</sub> = 0.8V			0.4	V
					I/O <sub>0</sub> -I/O <sub>15</sub> I <sub>OL</sub> = 4mA, BUSY I <sub>OL</sub> = 16mA,	
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> = 4.5V, I <sub>OH</sub> = -4mA, V <sub>IH</sub> = 2.2V, V <sub>IL</sub> = 0.8V	2.4			V
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5V GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			5	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>CC</sub> = 5.5V, $\overline{CE} = V_{IH}$ , GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>			5	μA
Dynamic Operating Current (both ports active)	I <sub>CC1</sub>	Outputs Open, V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1, $\overline{CE} = V_{IL}$		150	240	mA
Standby Supply Current (both ports) TTL Inputs	I <sub>SB1</sub>	$\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ , V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1		14	65	mA
Standby Supply Current (one port) TTL Inputs	I <sub>SB2</sub>	Active ports outputs open $\overline{CE}_R = \overline{CE}_L \geq V_{IH}$ , V <sub>CC</sub> = 5.5V, f = f <sub>max</sub> /1		115	150	mA
Full Standby Supply Current (both ports) CMOS Inputs	I <sub>SB3</sub>	$\overline{CE}_R = \overline{CE}_L \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>CC</sub> = 5.5V, f = 0 /2		50	200	μA
Full Standby Supply Current (one port) CMOS Inputs	I <sub>SB4</sub>	Active ports outputs open $\overline{CE}_R = \overline{CE}_L \geq V_{CC} - 0.2V$ , V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>CC</sub> = 5.5V, f = max /1		80	135	mA
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V, V <sub>CC</sub> = 5.0V, f = 1MHz, T <sub>A</sub> = 25°C /3			11	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = 5.0 V, f = 1MHz, T <sub>A</sub> = 25°C /3			11	pF

NOTE: Typical values are measured in accordance with load conditions described in the Output test Load sheet herein.

/1 At f<sub>MAX</sub>, address and data inputs (excluding OE) are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub>, and using AC test conditions of input levels of GND to 3.0 V.

/2 f = 0 means no address or control lines change


/3 Measured at initial qualification only

ELECTRICAL PERFORMANCE CHARACTERISTICS-Data Retention						
Test	Symbol	Conditions Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V	Min	Typ	Max	Unit
V <sub>CC</sub> Data Retention (QP7133LA only)	V <sub>DR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$	2.0			V
Data Retention Current (QP7133LA only)	I <sub>CCDR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$		5	100	μA
Chip Deselect to Data Retention Time /4 (QP7133LA only)	t <sub>CDR</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$ /5 See output test load figures	0			ns
Operation Recovery Time /4 (QP7133LA only)	t <sub>R</sub>	$\overline{CE} \geq V_{CC} - 0.2V, V_{CC} = 2.0V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$ /5 See output test load figures	t <sub>RC</sub>			ns

/4 Parameter tested at initial characterization and after design change. Parameter guaranteed per limits in table.

/5 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Test Conditions shown herein.

## Data Retention Mode Timing



<b>ELECTRICAL PERFORMANCE CHARACTERISTICS- Read Cycle</b>					
Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V	Min	Max	Unit
Read Cycle Time /6	t <sub>RC</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35	90 70 55 45 35		ns
Address Access Time /6	t <sub>AA</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		90 70 55 45 35	ns
Chip Enable Access time	t <sub>ACE</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		90 70 55 45 35	ns
Chip Enable to Pwr Up /6, /7	t <sub>PU</sub>	ALL	0		ns
Chip Disable to Pwr Down /6, /7	t <sub>PD</sub>	ALL		50	ns
Output Enable Access Time	t <sub>AOE</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		90 70 55 45 35	ns
Output Hold from Addr Change	t <sub>OH</sub>	ALL	0		ns
Output- Low Z	t <sub>LZ</sub>	ALL	5		ns
Output- High Z	t <sub>HZ</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		40 35 20 20 20	ns

/6 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load shown herein.

/7 Parameter tested at initial characterization and after design change. Parameter guaranteed per limits in table.



<b>ELECTRICAL PERFORMANCE CHARACTERISTICS- Write Cycle</b>					
Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V	Min	Max	Unit
Write Cycle	t <sub>WC</sub>	SA or LA 90	90		ns
		SA or LA 70	70		
		SA or LA 55	55		
		SA or LA 45	45		
		SA or LA 35	35		
Chip Enable to End-of-Write	t <sub>EW</sub>	SA or LA 90	50		ns
		SA or LA 70	50		
		SA or LA 55	40		
		SA or LA 45	30		
		SA or LA 35	25		
Address valid to End of Write	t <sub>AW</sub>	SA or LA 90	50		ns
		SA or LA 70	50		
		SA or LA 55	40		
		SA or LA 45	30		
		SA or LA 35	25		
Address Set-up	t <sub>AS</sub>	ALL	0		ns
Write Pulse	t <sub>WP</sub>	SA or LA 90	55		ns
		SA or LA 70	50		
		SA or LA 55	40		
		SA or LA 45	30		
		SA or LA 35	25		
Write Recovery	t <sub>WR</sub>	ALL	0		ns
Data Valid to End of Write	t <sub>DW</sub>	SA or LA 90	30		ns
		SA or LA 70	25		
		SA or LA 55	20		
		SA or LA 45	20		
		SA or LA 35	20		
Output High Z /9	t <sub>HZ</sub>	SA or LA 90		25	ns
		SA or LA 70		25	
		SA or LA 55		20	
		SA or LA 45		20	
		SA or LA 35		20	
Data Hold Time /8	t <sub>DH</sub>	ALL	0		ns
Write Enable to Output (in High Z) /9	t <sub>WZ</sub>	SA or LA 90		25	ns
		SA or LA 70		25	
		SA or LA 55		20	
		SA or LA 45		20	
		SA or LA 35		20	
Output Active from End of Write /8	t <sub>OW</sub>	SA or LA 90	0		ns
		SA or LA 70	0		
		SA or LA 55	5		
		SA or LA 45	5		
		SA or LA 35	5		

/8 t<sub>DH</sub> < t<sub>OW</sub>

/9 Measurement assumption: transition times ≤ 5 ns, input levels from GND to 3.0 V, timing ref levels of 1.5 V and output load per AC Output Test Load shown herein.

**ELECTRICAL PERFORMANCE CHARACTERISTICS-  $\overline{\text{BUSY}}$  Timing**

Description	Symbol	Conditions -55°C ≤ T <sub>A</sub> ≤ +125°C 4.5 V ≤ V <sub>CC</sub> ≤ 5.5 V	Min	Max	Unit
$\overline{\text{BUSY}}$ Access Time from Address	t <sub>BAA</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		55 55 50 45 35	ns
$\overline{\text{BUSY}}$ Disable Time from Address	t <sub>BDA</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		45 45 40 40 30	ns
$\overline{\text{BUSY}}$ Access Time from Chip Enable	T <sub>BAC</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		45 35 35 30 25	ns
$\overline{\text{BUSY}}$ Disable Time from Chip Enable	T <sub>BDC</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		45 30 30 25 20	ns
Write Pulse to data Delay /13	T <sub>WDD</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		90 90 80 60 60	ns
Write Data Valid to Read Data Delay /13	T <sub>DDD</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		70 70 55 45 45	ns
$\overline{\text{BUSY}}$ Disable to Valid Data /10	T <sub>BDD</sub>	SA or LA 90 SA or LA 70 SA or LA 55 SA or LA 45 SA or LA 35		40 40 40 40 35	ns
Arbitration priority Set-up Time /11	T <sub>APS</sub>	ALL	5		ns
Write Hold after $\overline{\text{BUSY}}$ /12	t <sub>WH</sub>	ALL	30		ns


/10 t<sub>BDD</sub> is calculated parameter and is greater of 0, t<sub>WDD</sub> – t<sub>WP</sub> or t<sub>DDD</sub> – t<sub>DW</sub>

/11 required to ensure that either of the two ports asserted first


/12 To ensure completion of write cycle on either port following contention.

/13 Refer to timing waveform "Write with Port-to-port Read and Busy" for port-to-port delay through RAM cells from write port to read port.


### Output Test Load



**BUSY** Output load





Output load:  $t_{HZ}$   $t_{LZ}$   $t_{wZ}$   $t_{ow}$



Output test load


AC TEST CONDITIONS	
Input Pulse levels	GND to 3.0 V
Input rise & fall times ( $t_r$ & $t_f$ )	$\leq 5\text{ns}$
Input timing reference levels	1.5 V
Output reference levels	1.5 V

**Read Cycle 1 (notes 1,2,4)****Read Cycle 1 (notes 1,3)**


## Notes:

1.  $\overline{R/\overline{W}}$  is high for read cycles
2. Device is continuously enabled;  $\overline{CE} = V_{IL}$ .
3. Addresses valid prior to, or coincident, with  $\overline{CE}$  transition low.
4.  $\overline{OE} = V_{IL}$ .

**Write Cycle 1  $\overline{R/\overline{W}}$  Controlled (notes 1 thru 4 & 6 thru 8)**




**Write Cycle 2  $\overline{CE}$  Controlled (notes 1,2,3,5,7)**




## NOTES:

1.  $\overline{R/\overline{W}}$  or  $\overline{CE}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a low  $\overline{CE}$  and a low  $\overline{R/\overline{W}}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{R/\overline{W}}$  going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CE}$  low transition occurs simultaneously with or after the  $\overline{R/\overline{W}}$  low transition, the outputs remain in the high impedance state.
6. If  $\overline{OE}$  is low during a  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WZ} + t_{DW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{R/\overline{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .
7.  $\overline{R/\overline{W}}$  for either upper or lower byte.
8. Transition is measured  $\pm 500$  mV from steady state with a 5 pF load (including scope and jig).


### Read Cycle $\overline{BUSY}$ - Controlled by $\overline{CE}$ (notes 1,2,3,)



**BUSY Cycle1  $\overline{CE}$  Arbitration ( $\overline{CE}_L$  first)**




**BUSY Cycle1  $\overline{CE}$  Arbitration ( $\overline{CE}_R$  first)**




**$\overline{\text{BUSY}}$  Cycle2  $\overline{\text{CE}}$  Arbitration (left address valid first)**

Address valid arbitration ( $\overline{\text{CE}}_L = \overline{\text{CE}}_R = V_{IL}$ )



**$\overline{\text{BUSY}}$  Cycle2  $\overline{\text{CE}}$  Arbitration (right address valid first)**

Address valid arbitration ( $\overline{\text{CE}}_L = \overline{\text{CE}}_R = V_{IL}$ )





### Truth Table: Non-contention read write control

Outputs						
R / $\overline{W}$ LB	R / $\overline{W}$ UB	$\overline{CE}$	$\overline{OE}$	I/O <sub>0-7</sub>	I/O <sub>8-15</sub>	Mode
X	X	H	X	High-Z	High-Z	Port disabled; in power down mode ( $I_{CC3}$ $I_{CC5}$ )
X	X	H	X	High-Z	High-Z	$\overline{CE}_R$ or $\overline{CE}_L = H$ , power down mode, ( $I_{CC2}$ $I_{CC3}$ )
L	L	L	X	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Data on lower byte and upper byte written /4
L	H	L	L	DATA <sub>IN</sub>	DATA <sub>OUT</sub>	Data on lower byte written into memory /4 Data in memory output on upper byte /5
H	L	L	L	DATA <sub>OUT</sub>	DATA <sub>IN</sub>	Data in memory output on lower byte /5 Data on upper byte written into memory /4
L	H	L	H	DATA <sub>IN</sub>	High-Z	Data on lower byte written in memory /4
H	L	L	H	High-Z	DATA <sub>IN</sub>	Data on upper byte written in memory /4
H	H	L	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Data in memory output on upper byte and lower byte /5
H	H	L	H	High-Z	High-Z	Outputs Disabled

/1 H = high L = low, X = don't care, Z = high impedance, LB = lower byte, UB = upper byte

/2 Read/Write controls are separate for independent left and right address ports ( $A_{0L} - A_{10L}$  and  $A_{0R} - A_{10R}$ )

/4 If  $\overline{BUSY} = L$ , data not written

/5 If  $\overline{BUSY} = L$ , data may not be valid. See  $t_{WDD}$  and  $t_{DD}$  timing. written

### Truth Table: Address $\overline{BUSY}$ Arbitration

Inputs			Outputs		
$\overline{CE}_L$	$\overline{CE}_R$	$A_{0L} - A_{10L}$ $A_{0R} - A_{10R}$	$\overline{BUSY}_L$	$\overline{BUSY}_R$	Function
X	X	No Match	H	H	Normal
H	X	Match	H	H	Normal
X	H	Match	H	H	Normal
L	L	Match	/1	/1	Write Inhibit /2

/1 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If  $t_{APS}$  is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R = V_{IL}$  will result  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs can not be Low simultaneously.

/2 Writes to the left port or right port are internally ignored when  $\overline{BUSY}_L$  or  $\overline{BUSY}_R$  outputs are driving low, respectively.

## Ordering Information

Part Nuber	Package (il-Std-1835)	Generic
5962-8866503ZA	CGA3-PN	QP7133LA70GB
5962-8866503UA	CQFP68 –See Note 2	QP7133LA70FB
5962-8866505ZA	CGA3-PN	QP7133LA55GB
5962-8866505UA	CQFP68 –See Note 2	QP7133LA55FB
5962-8866509ZA	CGA3-PN	QP7133LA70GB
5962-8866509UA	CQFP68 –See Note 2	QP7133LA70FB
5962-8866511ZA	CGA3-PN	QP7133LA55GB
5962-8866511UA	CQFP68 –See Note 2	QP7133LA55FB
5962-8866513ZA	CGA3-PN	QP7133LA45GB
5962-8866513UA	CQFP68 –See Note 2	QP7133LA45FB
5962-8866515ZA	CGA3-PN	QP7133LA35GB
5962-8866515UA	CQFP68 –See Note 2	QP7133LA35FB
5962-8861001ZA	CGA3-PN	QP7133SA90GB
5962-8861001UA	CQFP68 –See Note 2	QP7133SA90FB
5962-8861003ZA	CGA3-PN	QP7133SA70GB
5962-8861003UA	CQFP68 –See Note 2	QP7133SA70FB
5962-8861005ZA	CGA3-PN	QP7133SA55GB
5962-8861005UA	CQFP68 –See Note 2	QP7133SA55FB
5962-8861007ZA	CGA3-PN	QP7133SA90GB
5962-8861007UA	CQFP68 –See Note 2	QP7133SA90FB
5962-8861009ZA	CGA3-PN	QP7133SA70GB
5962-8861009UA	CQFP68 –See Note 2	QP7133SA70FB
5962-8861011ZA	CGA3-PN	QP7133SA55GB
5962-8861011UA	CQFP68 –See Note 2	QP7133SA55FB

## Notes:

1. Package outline information and specifications are defined by Mil-Std-1835 package dimension requirements.
2. Reference Fig 1 of SMD 5962-88610 for CQFP68 case outline.
3. QP Semiconductor supports Source Control Drawing (SCD), and custom package development for this product family.
4. The listed drawings, Mil-PRF-38535, Mil-Std-883 and Mil-Std-1835 are available online at <http://www.dscclia.mil/>
5. Additional information is available at our website <http://www.qpsemi.com>

## Document Revision History

Date	Revision Level	Description
04 Aug 2010	0	Initial release