87C451

#### **FEATURES**

- User-programmable microcontroller
- 80C51-based architecture
- 68-Pin QFP package
  - Six 8-bit ports and one 4-bit port
- Port 6 features:
  - 8 data pins
  - 4 control pins
  - Direct MPU bus interface
  - Parallel printer interface
- On the microcontroller
  - 4K × 8 EPROM
  - 128 × 8 RAM
  - Two 16-bit counter/timers
  - Two external interrupts
- External memory addressing capability:
  - 64K ROM and 64K RAM
- · Low power consumption:
  - Normal operation: less than 24mA at 5V, 12MHz
  - Idle mode
  - Power-down mode

#### DESCRIPTION

The Philips 87C451 is an I/O expanded, single-chip microcontroller fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes latch-up sensitivity.

The 87C451 has 4K of EPROM on chip as program memory and is otherwise identical to the 83C451.

The 87C451 is a functional extension of the 87C51 microcontroller with three additional I/O ports and four I/O control lines. Four control lines associated with port 6 facilitate high-speed asynchronous I/O functions.

The 87C451 includes a 4K  $\times$  8 EPROM; a 128  $\times$  8 RAM; 64 I/O lines; two 16-bit timer/counters; a five source, two priority level, nested interrupt structure; a serial I/O port for either a full-duplex UART, I/O expansion, or multiprocessor communications; and on-chip oscillator and clock circuits.


The 87C451 has two software selectable modes of reduced activity for further power reduction; idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

### **ORDERING INFORMATION**

DESCRIPTION	ORDER CODE	PKG DESIGNATION*
68-Pin J Bend QFP with Quartz Window	87C451/BMA	GQCC1-J68
68-Pin J Bend QFP w/out Quartz Window	87C451/BMA OT <sup>1</sup>	GQCC1-J68

<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook


#### **PIN CONFIGURATION**



Pin	Function	Pin	Function
1	P5 0/ADC0	35	XTAL1
2	V <sub>DD</sub>	36	٧ss
3	STADC	37	Vss
4	PWM0	38	NC
5	PWMT	39	P2 0/A08
6	E₩	40	P2 1/A09
7	P4 0/CMSR0	41	P2 2/A10
8	P4 1/CMRS1	42	P2 3/A11
9	P4 2CMSR2	43	P2 4/A12
10	P4 3/CMSR3	44	P2 5/A13
11	P4 4/CMSR4	45	P2 6/A14
12	P4 5/CMSR5	45	P2 7/A15
13	P4 6/CMT0	47	PSEN
14	P4 7/CMT1	48	ALE/PROG
15	RST	49	EA/V <sub>PP</sub>
16	P1 0/CT0I	50	P0 7/AD7
17	P1 1/CT1I	51	P0 6/AD6
18	P1 2/CT2I	52	P0 5/AD5
19	P1 3/CT3I	53	P0 4/AD4
20	P1 4/T2	54	P0 3/AD3
21	P1 5/RT2	55	P0 2/AD2
22	P1 6/SCL	56	P0 1/AD1
23	P1.7/SDA	57	P0 0/AD0
24	P3 0/RxD	58	AVref-
25	P3 1TxD	59	AVref+
26	P3 2/INTO	60	AV <sub>SS</sub>
27	P3 3/INT1	61	AVDD
28	P3 4/T0	62	P5 7/ADC7
29	P3 5/T1	63	P5 6/ADC6
30	P3 6/WR	64	P5 5/ADC5
31	P3 7/RD	65	P5 4/ADC4
32	NC	66	P5 3/ADC3
33	NC	67	P5.2/ADC2
34	XTAL2	68	P5 1/ADC1


87C451

#### **LOGIC SYMBOL**



87C451

#### **BLOCK DIAGRAM**



#### **PIN DESCRIPTION**

MNEMONIC	PIN NO	TYPE	NAME AND FUNCTION
V <sub>SS</sub>	50		Ground: OV reference
V <sub>CC</sub>	18		Power Supply: +5V.
P0.0-P0.7	17-10	I/O	Port 0: An 8-bit open-drain, bidirectional I/O port. Port 0 is also the multiplexed low-order address and data bus during accesses to external memory, and outputs instruction bytes during program verification. External pull-ups are required during program verification. Port 0 can sink/source eight LSTTL inputs.
P1.0-P1.7	23-30	1/0	Port 1: An 8-bit bidirectional I/O port with internal pull-ups. Port 1 receives the low-order address bytes during program verification. In the 87C451, port 1 can sink/source three LSTTL inputs, and drive CMOS inputs without external pull-ups.
P2.0-P2.7	2-9	I/O	Port 2: An 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address bytes during accesses to external memory and receives the high-order address bit and control signals during program verification in the 87C451. Port 2 can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P3.0-P3.7	32-39	I/O	Port 3: An 8-bit bidirectional I/O port with internal pull-ups. Port 3 can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups. Port 3 also serves the 87C451 special functions listed below:
	32 33 34 35 36 37 38 39	1000	RxD (P3.0): Serial input port TxD (P3.1): Serial output port INTO (P3.2): External interrupt 0 INTT (P3.3): External interrupt 1 T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input WR (P3.6): External data memory write strobe RD (P3.7): External data memory read strobe
P4.0-P4.3	22-19	1/0	Port 4: A 4-bit bidirectional port with internal pull-ups. Port 4 can sınk/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P5.0-P5.7	40-47	1/0	Port 5: An 8-bit I/O port with Internal pull-ups. Port 5 can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups.
P6.0-P6.7	55-62	I/O	Port 6: A specialized 8-bit bidirectional I/O port with internal pull-ups. This special port can sink/source three LSTTL inputs and drive CMOS inputs without external pull-ups. Port 6 can be used in a strobed or non-strobed mode of operation, and in conjunction with four control pins that serve the functions listed below.
			Port 6 Control Lines:
ODS IDS BFLAG AFLAG	51 52 53 54	      /0  /0	ODS: Output data strobe IDS: Input data strobe BFLAG: A bidirectional I/O pin with internal pull-ups A FLAG: A bidirectional I/O pin with internal pull-ups
RST	31	1	RESET: A High level on this pin for two machine cycles while the oscillator is running resets the device. An internal pull-down resistor permits power-on reset using only a capacitor connected to the VCC
ALE/PROG	64	1/0	Address Latch Enable Program Pulse: An output for latching the Low byte of the address during accesses to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access, at which time one ALE is skipped. ALE can sink/source eight LSTTL inputs and drive CMOS inputs without an external pull-up. This pin is also the program pulse input during EPROM programming.
PSEN	63	0	Program Store Enable: This output is the read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory; however, when executing out of external program memory, two activations of PSEN are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source eight LSTTL inputs and drive CMOS inputs without an external pull-up.
EA∕V <sub>PP</sub>	1	1	Instruction Execution Control/Programming Supply Voltage: When EA is held High, the CPU executes out of internal program memory, unless the program counter exceeds OFFFH. When EA is held Low, the CPU executes out of external program memory. EA must never be allowed to float. This pin also receives the 12.75V programming supply voltage (VPP) during EPROM programming.
XTAL1	49	1	Crystal 1: An input to the inverting amplifier that forms the oscillator This input receives the external oscillator when an external oscillator is used.
XTAL2	48	0	Crystal 2: Output of the inverting amplifier that forms the oscillator This pin should be floated when an external oscillator is used.

May 22, 1992 92

87C451

#### **ABSOLUTE MAXIMUM RATINGS<sup>2</sup>**

SYMBOL	PARAMETER	RATING	UNIT
T <sub>A</sub>	Operating ambient temperature range	-55 to +125	°C
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
	Voltage from V <sub>CC</sub> to V <sub>SS</sub> <sup>3</sup>	-0 5 to +6 5	V
	Voltage from any pin to V <sub>SS</sub> (except V <sub>PP</sub> )3	-0.5 to V <sub>CC</sub> +0 5	V
	Voltage on V <sub>PP</sub>	-0.5 to 13 0	V
PD	Power dissipation	200	mW

#### DC ELECTRICAL CHARACTERISTICS

 $-55^{\circ}C \le T_{amb} \le +125^{\circ}C, 45V \le V_{CC} \le 55V, V_{SS} = 0V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIN	AITS	UNIT
			MIN	MAX	
V <sub>IL</sub>	Input Low voltage, except EA		-0 5	0.2 V <sub>CC</sub> - 0.25	٧
V <sub>IL1</sub>	Input Low voltage, EA			0 2 V <sub>CC</sub> - 0 45	٧
VIH	Input High voltage, except XTAL1, RST		0 2 V <sub>CC</sub> +1 1	V <sub>CC</sub> + 0.5	٧
V <sub>IH1</sub>	Input High voltage, XTAL1, RST		07V <sub>CC</sub> +02	V <sub>CC</sub> + 05	٧
V <sub>OL</sub>	Output Low voltage, ports 1,2,3,4,5,6, AFLAG, BFLAG	$I_{OL} = 1.6 \text{mA}^4$		0 45	٧
V <sub>OL1</sub>	Output Low voltage, port 0, ALE, PSEN	$I_{OL} = 3.2 \text{mA}^4$		0.45	٧
V <sub>OH</sub>	Output High voltage, ports 1,2,3,4,5,6, AFLAG, BFLAG	$I_{OH} = -60\mu A,$ $V_{CC} = 5V \pm 10\%$ $I_{OH} = -25\mu A$ $I_{OH} = -10\mu A$	2 4 0 75V <sub>CC</sub> 0 9V <sub>CC</sub>		V V V
V <sub>OH1</sub>	Output High voltage, port 0 in external bus mode, ALE, PSEN	$I_{OH} = -400\mu A,$ $V_{CC} = 5V \pm 10\%$ $I_{OH} = -150\mu A$ $I_{OH} = -40\mu A^5$	2 4 0 75V <sub>CC</sub> 0.9V <sub>CC</sub>		V V V
1 <sub>IL</sub>	Logical 0 input current, ports 1,2,3,4,5,6, AFLAG, BFLAG	V <sub>IN</sub> = 0 45V		-75	μА
I <sub>TL</sub>	Logical 1 to 0 transition current, ports 1,2,3,4,5,6, AFLAG, BFLAG	V <sub>IN</sub> = 2V		-750	μА
1 <sub>LI</sub>	Input leakage, current port 0, EA, IDS, ODS	0 45V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		<u>+</u> 10	μА
R <sub>RST</sub>	Reset pulldown resistor		50	150	kΩ
C <sub>IO</sub> <sup>7</sup>	Pin capacitance	Test freq = 1MHz, T <sub>A</sub> = 25°C		10	pF
1 <sub>PD</sub> 6	Power-down current	V <sub>CC</sub> = 2V to 6V		75	μА

### MAXIMUM I<sub>CC</sub> (mA)

Frequency/V <sub>CC</sub>	OPERATING <sup>8</sup>				UNITS		
	4.5V	5V <sup>11</sup>	5.5V	4.5V	5V <sup>11</sup>	5.5V	
3.5MHz <sup>11</sup>	8	10	12	25	3	35	mA
12MHz	20	25	30	50	55	60	mA

87C451

#### **AC ELECTRICAL CHARACTERISTICS**

-55°C  $\leq$  T<sub>amb</sub>  $\leq$  +125°C, V<sub>CC</sub> = 5V  $\pm$  10%, V<sub>SS</sub> = OV, load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80 pF<sup>10</sup>

SYMBOL	PARAMETER	12MH:	z CLOCK	VARIABLE CLC	VARIABLE CLOCK (f = 1/t <sub>CLCL</sub> )	
		MIN	MAX	MIN	MAX	
1/t <sub>CLCL</sub>				3.5	12	MHz
t <sub>LHLL</sub>	ALE pulse width	112		2t <sub>CLCL</sub> -55		ns
tAVLL	Address valid to ALE Low	13		t <sub>CLCL</sub> -70		ns
tLLAX	Address hold after ALE Low	33		t <sub>CLCL</sub> -50		ns
tLLIV	ALE Low to valid instr in	ľ	218	-	4t <sub>CLCL</sub> -115	ns
tLLPL	ALE Low to PSEN Low	28		t <sub>CLCL</sub> -55	VV-	пѕ
tpLPH	PSEN pulse width	190		3t <sub>CLCL</sub> -60		ns
t <sub>PLIV</sub>	PSEN Low to valid instr in		130	****	3t <sub>CLCL</sub> -120	ns
texix	Input instr hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	Input instr float after PSEN		58		t <sub>CLCL</sub> -25	ns
tAVIV	Address to valid instr in		297		5t <sub>CLCL</sub> -120	ns
tPLAZ	PSEN Low to address float	ļ	25		25	ns
tRLRH	RD pulse width	400	1	6t <sub>CLCL</sub> -100		ns
twLWH	₩R pulse width	400	i i	6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	RD Low to valid data in		232		5t <sub>CLCL</sub> -185	ns
tRHDX	Data hold after RD	0		0	l i	ns
t <sub>RHDZ</sub>	Data float after RD		82		2t <sub>CLCL</sub> -85	ns
t <sub>LLDV</sub>	ALE Low to valid data in		496		8t <sub>CLCL</sub> -170	ns
tAVDV	Address to valid data in	1	565		9t <sub>CLCL</sub> -185	ns
tLLWL	ALE Low to RD or WR Low	185	315	3t <sub>CLCL</sub> -65	3t <sub>CLCL</sub> +65	ns
tavwx	Data valid to WR transition	8	1	t <sub>CLCL</sub> -75		ns
twHQX	Data hold after WR	18	1	t <sub>CLCL</sub> -65		ns
tRLAZ	RD Low to address float		0		0	ns
twhch	RD or WR High to ALE High	18	148	t <sub>CLCL</sub> -65	t <sub>CLCL</sub> +65	ns
Port 6 input	(input rise and fall times ≤ 5ns)		_			
tин	IDS width	270	Ţ	3t <sub>CLCL</sub> +20	· · · ·	ns
t <sub>DVIH</sub>	Data setup to IDS High	0		0		ns
t <sub>IHDX</sub>	Data hold after IDS	30	İ	30		ns
tFLIL	PE to IDS	25		25		ns
tivev	IDS to BFLAG (IBF) delay		130		130	ns
Port 6 oupu	t					
t <sub>OLOH</sub>	ODS width	270		3t <sub>CLCL</sub> +20		ns
t <sub>EVDV</sub>	SEL to data out delay		85	0202	85	ns
toldv	ODS to data out delay		80		80	ns
tonoz	ODS to data float delay		35	1	35	ns
tovrv	ODS to AFLAG (OBF) delay		100	1	100	ns
t <sub>FLDV</sub>	PE to data out delay		120		120	ns
tohfh	ODS High to AFLAG (SEL) delay	100	ŧ	100	<b>}</b>	ns
IOTES:		•		-		_

#### NOTES:

- 1. Erase characteristics do not apply for one time programming (OT).
- Stress above those listed under Absolute Maximum Rating may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection on its internal devices from damaging effects of excessive static charge. Nonetheless it is suggested that conventional precautions be taken to avoid applying voltages greater than the rated maximum.
- 4. Capacitive loading on ports 0 and 2 can cause spurious noise to be superimposed on the V<sub>OLS</sub> of ALE and ports 1 and 3. The noise is caused by external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases it could be desirable to qualify ALE with a Schmitt trigger, or use an address latch with a Schmitt trigger STROBE input.
- Capacitive loading on ports 0 and 2 can cause the V<sub>OH</sub> on ALE and PSEN to momentarily fall before the 0.9V<sub>CC</sub> specification when the address bits are stabilizing.
- 6. Power-down I<sub>CC</sub> is measured with all output pins disconnected; EA = port 0 = V<sub>CC</sub>, XTAL2 = N.C.; RST = V<sub>SS</sub>.
- 7. C<sub>IO</sub> is tested initially and after any design or process changes which may affect capacitance.
- I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub>+ 0.5V, V<sub>IH</sub> = V<sub>CC</sub>-0.5V; XTAL1 = N.C.; XTAL2 = EA = RST = Port 0 = V<sub>CC</sub>. I<sub>CC</sub> will be slightly higher if a crystal oscillator is used.

May 22, 1992

87C451

#### NOTES: (Continued)

- 9 Idle I<sub>CC</sub> is measured with all output pins disconnected; XTAL1 driven with t<sub>CLCH</sub>, t<sub>CHCL</sub> = 5ns, V<sub>IL</sub> = V<sub>SS</sub>+ 0 5V, V<sub>IH</sub> = V<sub>CC</sub>-0 5V, XTAL = N.C.; port 0 = V<sub>CC</sub>, EĀ = RST = V<sub>SS</sub>
- 10. Parameters are valid over operating temperature range unless otherwise specified.
- 11. Guaranteed but not tested to the limits specified.

#### PORTS 4 and 5

Ports 4 and 5 are bidirectional I/O ports with internal pull-ups Port 4 is a 4-bit port. Port 4 and port 5 pins, with ones written to them, are pulled High by the internal pull-ups, and in that state can be used as inputs. Ports 4 and 5 are addressed at the special function register addresses shown in Table 1.

#### PORT 6

Port 6 is a special 8-bit bidirectional I/O port with internal pull-ups. (See Figure 1) This port can be used as a standard I/O port, or in strobed modes of operation in conjunction with four special control lines ODS, IDS, AFLAG, and BFLAG. Port 6 operating modes are controlled by the port 6 Control Status Register (CSR). Port 6 and the CSR are addressed at the special function register addresses shown in Table 1. The following four control pins are used in conjunction with port 6.

ODS: Output data strobe input for port 6 ODS can be programmed to control the port 6 output drivers and the Output Buffer Full Flag (OBF), or to clear only the OBF flag bit in the CSR (output-always mode) ODS is Active-Low for output driver control. The OBF flag can be programmed to be cleared on the negative or positive edge of ODS.

IDS Input data strobe input for port 6 IDS is used to control the port 6 input latch and input Buffer Full Flag (IBF) bit in the CSR. The input data latch can be programmed to be transparent when the IDS is Low and latched on the positive transition of IDS, or to latch only on the positive transition of IDS Correspondingly, the IBF flag is set on the negative or positive transition of IDS

AFLAG: A bidirectional I/O pin. AFLAG can be programmed to be an output set High or Low under program control, or to output the state of the output buffer full flag. AFLAG can also be programmed to be an input which selects whether the contents of the output buffer, or the contents of the port 6 control status register will be output on port 6. This feature grants complete port 6 status to external devices.

**BFLAG:** A bidirectional I/O pin BFLAG can be programmed to be an output, set High or Low under program control, or to output the

state of the input buffer full flag. BFLAG can also be programmed to input an enable signal for port 6. When BFLAG is used as an enable input, port 6 output drivers are in the High impedance state, and the input latch does not respond to the IDS strobe when BFLAG is High. Both features are enabled when BFLAG is Low. This feature facilitates the use of the 87C451 in bused multiprocessor systems.

#### **CONTROL STATUS REGISTER**

The Control Status Register (CSR) establishes the mode of operation for port 6 and indicates the current status of the port 6 I/O registers. All control status register bits can be read and written by the CPU, except bits 0 and 1, which are read only. Reset writes ones to bits 2 through 7, and writes zeros to bits 0 and 1.

# CSR.0 — Input Buffer Full Flag (IBF) (Read only)

The IBF bit is set to a logic 1 when port 6 data is loaded into the input buffer under control of IDS. This can occur on the negative or positive edge of IDS, as determined by CSR 2. IBF is cleared when the CPU reads the input buffer register.

#### CSR.1 — Output Buffer Full Flag (OBF) (Read only)

The OBF flag is set to a logic 1 when the CPU writes to the port 6 output data buffer. OBF is cleared by the positive or negative edge of ODS, as determined by CSR.3.


#### CSR.2 - IDS Mode Select (IDSM)

When CSR 2=0, a Low-to-High transition on the IDS pin sets the IBF flag. The port 6 input buffer is loaded on the IDS positive edge When CSR.2=1, a High-to-Low transition on the IDS pin sets the IBF flag. The port 6 input buffer is transparent when IDS is Low, and latched when IDS is High.

#### CSR.3 — Output Buffer Full Flag Clear Mode (OBFC)

When CSR 3 = 1, the positive edge of the ODS input clears the OBF flag. When CSR 3 = 0, the negative edge of the ODS input clears the OBF flag

87C451



#### CSR.4, CSR.5 - AFLAG Mode Select (MA0, MA1)

Bits 4 and 5 select the mode of operation for the AFLAG pin, as follows:

#### MA1 MA0 AFLAG Function

- 0 0 Logic 0 output
- 0 1 Logic 1 output
- 1 0 OBF flag output (CSR.1)
- 1 1 Select (SEL) input mode

The select (SEL) input mode is used to determine whether the port 6 data register or the control status register is output on port 6. When the select feature is enabled, the AFLAG input controls the source of port 6 output data. A logic 0 on AFLAG input selects the port 6 data

register, and a logic 1 on AFLAG input selects the control status register.

#### CSR.6, CSR.7 — BFLAG Mode Select (MB0, MB1)

Bits 6 and 7 select the mode of operation for the BFLAG pin, as follows:

#### MB1 MB0 BFLAG Function

- 0 0 Logic 0 output
- 0 1 Logic 1 output
- 1 0 IBF flag output (CSR.0)
- 1 1 Port enable (PE)

In the port enable mode, IDS and ODS inputs are disabled when BFLAG input is High. When the BFLAG input is Low, the port is enabled for I/O.

#### **CONTROL STATUS REGISTER**

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
(CSR)	MB1	MB0	MA1	MAO	OBFC	IDSM	OBF	IBF
	m	LAG ode lect	m	LAG ode elect	Output buffer flag clear mode	Input data strobe mode	Output buffer full flag	Input buffer full flag
	0/1 = Lo 1/0 = IB 1/1 = PE (0 = Se	egic 0 output* gic 1 output* E output input elect) sable I/O)	0/1 = Lo 1/0 = Ol 1/1 = SI (0 = Da	ogic 0 output ogic 1 output BF output* EL input ata) ontrol/status)	0 = Negative edge of ODS  1 = Positive edge of ODS	0 = Positive edge of IDS  1 = Low level of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = input data buffer full

Output-always mode: MB1 = 0, MA1 = 1, and MA0 = 0. In this mode port 6 is always enabled for output. ODS only clears the OBF flag.


87C451


#### **SPECIAL FUNCTION REGISTER ADDRESSES**

Special function register adresses for the 87C451 are identical to those of the 80C451, except for the additional registers listed in Table 1

Table 1. Special Function Register Addresses


REGISTER ADDRESS					Ε	BIT AD	DRESS	3		
Name	Symbol	Address	MSB							LSB
Port 4	P4	C0	C7	C6	C5	C4	СЗ	C2	C1	C0
Port 5	P5	C8	CF	CE	CD	CC	СВ	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EE	ED	EC	EB	EA	E9	E8








97


May 22, 1992























87C451

#### **EPROM CHARACTERISTICS**

The 87C451 is programmed by a modified quick-pulse programming TMalgorithm. It differs from older methods in the value used for VPP (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C451 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C451 manufactured by Philips.

Table 2 shows the logic levels for reading the signature byte, and for programming the program memory, the Encryption Table, and the lock bits. The circuits configuration and waveforms for guick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

#### QUICK-PULSE PROGRAMMING™

The setup for microcontroller quick-pulse programming is shown in Figure 13. Note that the 87C451 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of port 2 and 3 specified in Table 2 are held at the "Program Code Data" levels indicated in Table 2. The ALE/PROG is pulsed Low 25 times as shown in Figure 14.

To program the Encryption Table, repeat the 25-pulse programming sequence for addresses 0 through 1FH, using the "Pgm Encryption Table" levels. Do not forget that after the Encryption Table is programmed, verify cycles will produce only encrypted data.

To program the lock bits, repeat the 25-pulse programming sequence using the "Pgm Lock Bit" levels. After one lock bit is programmed, further programming of the code memory and Encryption Table is disabled. However, the other lock bit can still be programmed.

Note that the EA/VPP pin must not be allowed to go above the maximum specified VPP level for any amount of time. Even a narrow glitch above that voltage level can cause permanent damage to the device. The VPP source should be well regulated and free of glitches and overshoot.

#### **Program Verification**

If Lock Bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 15. The other pins are held at the "Verify Code Data" levels indicated in Table 2. The contents of the addressed location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the Encryption Table has been programmed, the data presented at port 0 will be the Exclusive-NOR of the program byte with one of the encryption bytes. The user will have to know the Encryption Table contents in order to correctly decode the verification data. The Encryption Table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic Low. The values are:

(030H) = 89H indicates manufactured by Philips

(031H) = 57H indicates 87C451

#### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 2, and which satisfies the timing specifications, is suitable.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000Å. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. If an application subjects the device to this type of exposure, it is suggested that an opaque label be placed over the window.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 Å) to an integrated dose of at least 15W-sec/cm2. Exposing the EPROM to an ultraviolet lamp of 12,000µW/cm2 rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient.

Erasure leaves the array in all 1s state.

For elevated temperature or environments where solvents are being used, apply kapton tape fluorglas (part number 2345-5) or equivalent.

**EPROM Programming Modes** Table 2.

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read Signature	1	0	1	1	0	0	0	0
Program Code Data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify Code Data	1	0	1	1	0	0	1	1
Pgm Encryption Table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm Lock Bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm Lock Bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0

NOTES:

"1" = Valid High for that pin.


"0" = Valid Low for that pin.


V<sub>PP</sub> = 12.75V ± 0.25V.
V<sub>CC</sub> = 5V ± 10% during programming and verification.


\* ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is Low for 100μs (± 10μs) and High for a minimum of 10µs.

May 22, 1992

TM Quick-pulse programming is a phrase trademark of Intel Corp.







#### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

 $T_{amb} = 21^{\circ}C$  to  $27^{\circ}C$ ,  $V_{CC} = 5V + 10\%$ ,  $V_{SS} = 0V$ 

SYMBOL	PARAMETER	LIM	ITS	UNIT	
		Min	Max	1	
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	٧	
l <sub>PP</sub>	Programming supply current		50	mA	
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz	
tavgl	Address setup to PROG Low	48t <sub>CLCL</sub>			
†GHAX	Address hold after PROG	48t <sub>CLCL</sub>			
† <sub>DVGL</sub>	Data setup to PROG Low	48t <sub>CLCL</sub>			
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>			
t <sub>EHSH</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>			
tSHGL	V <sub>PP</sub> setup to PROG Low	10		μs	
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs	
t <sub>GLGH</sub>	PROG width	90	110	μs	
tavqv	Address to data valid		48t <sub>CLCL</sub>	<u> </u>	
tELQV	ENABLE Low to data valid		48t <sub>CLCL</sub>		
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>		
t <sub>GHGL</sub>	PROG High to PROG Low	10		μs	




Table 3. Instruction Set

Add management   Add direct byte to accumulator   1		MNEMONIC	DESCRIPTION	BYTE	CYCLES
ADD	Arithmetic		DECOMM NOT	) 5.115	OTOLLS
ADD			Add and a second a	· .	
ADD					
ADD					
ADDC   A,Rn   Add register to accumulator with carry   1					
ADDC					1
ADDC					1
ADDC					
SUBB   A,Rn   Subtract register from A with borrow   1   1	ADDC	A,#data			
SUBB A, @Ri   Subtract indirect RAM from A wborrow   1   1   1   1   1   1   1   1   1	SUBB	A,Rn	Subtract register from A with borrow	1	1
SUBB	SUBB		Subtract direct byte from A with borrow	2	1
INC					1
INC					
INC					
INC					
DEC					
INCC					
MUL         AB         Multiply A & B         1         4           DN         A         Decimal adjust accumulator         1         4           Logical operations         AR         Decimal adjust accumulator         1         1         1           ANL         A,Rn         AND register to accumulator         2         1         ANL         ANL         A,Ger         AND direct byte to accumulator         2         1					
DIV   AB   Decimal adjust accumulator   1   1   4					
Doc   Decimal adjust accumulator					
ANL   A, Rn   AND register to accumulator   1   1   1   1   1   1   1   1   1					
ANL A,Rn A,Rn AND register to accumulator ANL A,direct AND direct byte to accumulator ANL A,direct AND indirect PAM to accumulator ANL A,#data AND indirect PAM to accumulator ANL direct,A AND addrect byte AND direct byte 2 1 ANL direct,A AND accumulator 2 1 ANL direct,A AND accumulator 3 2 ORL A,Rn OR register to accumulator 2 1 ANL direct, #data AND immediate data to direct byte 3 2 ORL A,Rn OR register to accumulator 2 1 ORL A,direct OR direct byte to accumulator 2 1 ORL A, direct OR direct PAM to accumulator 2 1 ORL Girect,A OR accumulator 2 1 ORL direct, #data OR immediate data to direct byte 2 1 ORL direct, #data OR immediate data to direct byte 3 2 XRL A,Rn Exclusive-OR register to accumulator 2 1 XRL A,direct Exclusive-OR register to accumulator 3 2 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL A, #data Exclusive-OR immediate data to 1 1 XRL A, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Councillator to direct byte 3 2 XRL direct, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Exclusive-OR immediate data to 1 1 XRL direct, #data Exclusive-OR immediate data to 1 0 XRL direct, #data Exclusive-OR immediate data to 0 XRL direct, #data Exclusive-OR immediate data to 1 0 XRL direct, #data Exclusive-OR immediate data to 0 XR			Decimal adjust accumulator	1 1	1
ANL A, direct AND direct byte to accumulator 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	<u> </u>				
ANL A, @R AND malrect FAM to accumulator ANL A, #data AND immediate data to accumulator ANL direct, #data AND immediate data to accumulator ANL direct, #data AND accumulator to direct byte 3 2 1 ANL direct, #data AND accumulator 1 1 1 ORL A, Rn OR register to accumulator ORL A, Rn OR immediate data to direct byte 2 1 ORL A, #data OR immediate data to accumulator 2 1 ORL A, #data OR immediate data to direct byte 2 1 ORL A, #data OR immediate data to direct byte 2 1 ORL direct, #data OR accumulator 2 2 1 ORL direct, #data OR accumulator 2 2 1 ORL direct, #data OR accumulator 2 2 1 ORL direct, #data OR accumulator 3 2 XRL A, Rn Exclusive-OR register to accumulator 3 2 XRL A, Affirst Exclusive-OR direct byte to accumulator 1 1 XRL A, @Ri Exclusive-OR direct byte to accumulator 2 1 XRL A, #data Exclusive-OR immediate data to direct byte 3 2 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to direct byte 2 1 XRL direct, #data Exclusive-OR immediate data to 1 1 1 XRL A R R R R R R R R Rotate A Right through the carry flag 1 1 XRL A R Rotate A Infilt through the carry flag 1 1 XRL A R Rotate A Right through the carry flag 1 1 XRVAP A Swap nibbles within the accumulator 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP A R Rotate A Right through the carry flag 1 1 XRVAP					1
ANL         A,#data         AND immediate data to accumulator         2         1           ANL         direct,A         AND accumulator to direct byte         2         1           ANL         direct,#data         AND mmediate data to direct byte         3         2           ORL         A,Rn         OR register to accumulator         1         1         1           ORL         A,direct         OR direct byte to accumulator         2         1           ORL         A, ØRI         OR indirect RAM to accumulator         1         1           ORL         A,#data         OR indirect RAM to accumulator         2         1           ORL         direct,A         A cacumulator to direct byte         2         1           ORL         direct,4data         OR immediate data to direct byte         3         2           XRL         A,Bra         Exclusive-OR register to accumulator         1         1         1           XRL         A,direct         Exclusive-OR immediate data to accumulator         2         1           XRL         A,#data         Exclusive-OR immediate data to A         1         1         1           XRL         A,#data         Exclusive-OR immediate data to A         2         1					
ANL direct, A AND accumulator to direct byte					
ANL         direct,#data         AND immediate data to direct byte         3         2           ORL         A,Rn         OR register to accumulator         1         1         1           ORL         A,@RI         OR indirect Pkyte to accumulator         2         1           ORL         A,#data         OR indirect RAM to accumulator         2         1           ORL         direct,A         OR indirect RAM to accumulator         2         1           ORL         direct,A         OR accumulator to direct byte         2         1           ORL         direct,A         OR immediate data to direct byte         2         1           ORL         direct,A         OR immediate data to direct byte         2         1           XRL         A,Griect         Exclusive-OR direct byte to accumulator         2         1           XRL         A,Griect         Exclusive-OR direct byte to accumulator         2         1           XRL         A,griect         Exclusive-OR immediate data to A         2         1           XRL         A,griect         Exclusive-OR immediate data to direct         2         1           XRL         direct,#data         Exclusive-OR accumulator         1         1         1      <					
ORL         A,Rn         OR register to accumulator         1         1         1         ORL         A,direct         OR direct byte to accumulator         2         1 <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
ORL         A, direct         OR direct byte to accumulator         2         1           ORL         A, @RI         OR indirect RAM to accumulator         1         1         1           ORL         A, #data         OR immediate data to accumulator         2         1           ORL         direct, A         OR accumulator to direct byte         2         1           ORL         direct, #         OR immediate data to accumulator         2         1           ORL         direct, #         OR immediate data to direct byte         2         1           XRL         A, Rn         Exclusive-OR direct byte to accumulator         2         1           XRL         A, #data         Exclusive-OR immediate data to A         2         1           XRL         direct, #         Exclusive-OR immediate data to A         2         1           XRL         direct, # data         Exclusive-OR immediate data to A         2         1           XRL         direct, # data         Exclusive-OR immediate data to direct         2         1           XRL         direct, # data         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1         1					
ORL         A, @ Rt         OR indirect RAM to accumulator         1         1           ORL         A,#data         OR immediate data to accumulator         2         1           ORL         direct,A         OR accumulator to direct byte         2         1           ORL         direct,#data         OR immediate data to direct byte         3         2           XRL         A, Rn         Exclusive-OR register to accumulator         1         1           XRL         A, @ Ri         Exclusive-OR indirect PAM to A         1         1           XRL         A, data         Exclusive-OR indirect RAM to A         1         1         1           XRL         direct,A         Exclusive-OR indirect RAM to A         2         1<					
ORL         A,#data         OR Immediate data to accumulator         2         1           ORL         direct,A         OR accumulator to direct byte         2         1           ORL         direct,#data         OR immediate data to direct byte         3         2           XRL         A,Rn         Exclusive-OR register to accumulator         1         1         1           XRL         A,GRI         Exclusive-OR direct byte to accumulator         2         1         1         1           XRL         A,GRI         Exclusive-OR immediate data to A         1					
ORL         direct,A         OR accumulator to direct byte         2         1           ORL         direct,#data         OR immediate data to direct byte         3         2           XRL         A,Bn         Exclusive-OR register to accumulator         1         1           XRL         A,@rect         Exclusive-OR indirect byte to accumulator         2         1           XRL         A,@rect         Exclusive-OR immediate data to A         2         1           XRL         A,#data         Exclusive-OR immediate data to A         2         1           XRL         direct,#data         Exclusive-OR immediate data to direct         3         2           CLR         A         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1           CPL         A         Complement accumulator         1         1         1           RL         A         Rotate accumulator         1					
ORL         direct,#data         OR immediate data to direct byte         3         2           XRL         A,Rn         Exclusive-OR register to accumulator         1         1           XRL         A,direct         Exclusive-OR direct byte to accumulator         2         1           XRL         A, @Ri         Exclusive-OR indirect RAM to A         1         1         1           XRL         A, #data         Exclusive-OR indirect BAM to A         2         1         1         1           XRL         direct, # data         Exclusive-OR indirect BAM to A         2         1         1         1         1         1         1         1         1         1         1         1         1         1         1         2         1         1         1         1         1         1         1         1         1         1         1         1         2         1					
XRL         A,Rn         Exclusive-OR register to accumulator         1         1           XRL         A,drect         Exclusive-OR direct byte to accumulator         2         1           XRL         A, dRI         Exclusive-OR inderect RAM to A         1         1         1           XRL         A,#data         Exclusive-OR inmediate data to A         2         1           XRL         direct,A         Exclusive-OR immediate data to A         2         1           XRL         direct,#data         Exclusive-OR immediate data to direct         2         1           XRL         direct,#data         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1         1           CLR         A         Clear accumulator         1         1         1         1           CLR         A         Clear accumulator left         1					
XRL         A, direct         Exclusive-OR direct byte to accumulator         2         1           XRL         A, @ Ri         Exclusive-OR indirect RAM to A         1         1         1           XRL         A, #data         Exclusive-OR immediate data to A         2         1           XRL         direct, # data         Exclusive-OR immediate data to direct byte         2         1           XRL         direct, # data         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1         1           CPL         A         Complement accumulator         1<					
XRL         A, @ Ri         Exclusive-OR indirect RAM to A         1         1           XRL         A,#data         Exclusive-OR immediate data to A         2         1           XRL         direct,A         Exclusive-OR immediate data to direct byte         2         1           XRL         direct,#data         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1         1           CPL         A         Complement accumulator         1         1         1         1           RL         A         Rotate accumulator left         1 <t< td=""><td></td><td></td><td></td><td></td><td></td></t<>					
XRL         A,#data         Exclusive-OR immediate data to A         2         1           XRL         direct,A         Exclusive-OR accumulator to direct byte         2         1           XRL         direct,#data         Exclusive-OR accumulator to direct byte         2         1           CLR         A         Clear accumulator         1         1         1           CPL         A         Complement accumulator         1<					
XRL direct,A Exclusive-OR accumulator to direct byte 2 1 XRL direct,#data Exclusive-OR immediate data to direct 3 3 2 CLR A Clear accumulator 1 1 1 CPL A Complement accumulator 1 1 1 RL A Rotate accumulator left 1 1 1 RLC A Rotate A left through the carry flag 1 1 1 RRC A Rotate A right through carry flag 1 1 1 RRC A Rotate A right through carry flag 1 1 1 RRC A Rotate A right through carry flag 1 1 1 Cata transfer  MOV A, direct Move direct byte to accumulator 2 1 MOV A, @Ri Move indirect RAM to accumulator 2 1 MOV A, #data Move immediate data to accumulator 2 1 MOV Rn,A Move accumulator to register 1 2 MOV Rn,#data Move immediate data to register 1 2 MOV Rn,#data Move immediate data to register 2 2 MOV Bn,#data Move immediate data to register 2 2 MOV direct,A Move accumulator to direct byte 2 2 MOV direct,A Move direct byte to direct byte 1 2 MOV direct,A Move direct byte to direct byte 1 2 MOV direct,A Move direct byte to direct byte 1 2 MOV direct,ARI Move indirect RAM to direct byte 1 2 MOV direct,ARI Move indirect BAM to direct byte 1 2 MOV direct,ARI Move indirect RAM to direct byte 1 2 MOV direct,ARI Move indirect BAM to direct byte 1 2 MOV direct,ARI Move indirect BAM to direct byte 1 3 MOV direct,ARI Move indirect BAM to direct byte 1 3 MOV direct,ARI Move indirect RAM to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 3 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1 MOV direct,Adata Move immediate data to direct byte 1 1					
XRL         direct,#data         Exclusive-OR immediate data to direct         3         2           CLR         A         Clear accumulator         1         1         1           CPL         A         Complement accumulator         1					
CLR         A         Clear accumulator         1					
CPL         A         Complement accumulator         1         1           RL         A         Rotate accumulator left         1         1         1           RLC         A         Rotate A left through the carry flag         1         1         1           RR         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           SWAP         A         Rotate A right through carry flag         1         1         1           Data transfer         1         1         1         1         1         1         1         1         1         1         <					
RL					
RLC					
RR					
RRC				1	
SWAP         A         Swap nibbles within the accumulator         1         1           Data transfer           MOV         A,Rn         Move register to accumulator         1         1         1           MOV         A,direct         Move indirect BAM to accumulator         2         1           MOV         A, @Ri         Move indirect RAM to accumulator         1         1         1           MOV         A,#data         Move immediate data to accumulator         2         1         1         1         1           MOV         Rn,A         Move accumulator to register         2         2         2           MOV         Rn,#data         Move direct byte to register         2         2         2           MOV         direct,A         Move accumulator to direct byte         2         1         1           MOV         direct,Bn         Move register to direct byte         2         2         1           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#data         Move indirect RAM to direct byte         2         2         2           MOV         direct,#data         Move immediate data to direct byte <td< td=""><td></td><td></td><td></td><td></td><td></td></td<>					
MOV         A,Rn         Move register to accumulator         1         1           MOV         A,direct         Move direct byte to accumulator         2         1           MOV         A, ØRI         Move indirect RAM to accumulator         1         1         1           MOV         A,#data         Move immediate data to accumulator         2         1         1         1           MOV         Rn,A         Move accumulator to register         1         1         1         1           MOV         Rn,#data         Move direct byte to register         2         2         2           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#Adata         Move indirect RAM to direct byte         3         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1					
MOV         A,Rn         Move register to accumulator         1         1           MOV         A,direct         Move direct byte to accumulator         2         1           MOV         A, ØRI         Move indirect RAM to accumulator         1         1         1           MOV         A,#data         Move immediate data to accumulator         2         1         1         1           MOV         Rn,A         Move immediate data to register         1         1         1         1           MOV         Rn,#data         Move direct byte to register         2         2         1           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#data         Move indirect RAM to direct byte         3         2           MOV         @Ri,A         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move immediate data to indirect PAM         1         1	Data trans	fer			L
MOV         A,direct         Move direct byte to accumulator         2         1           MOV         A, @RI         Move indirect RAM to accumulator         1         1           MOV         A,#data         Move immediate data to accumulator         2         1           MOV         Rn,A         Move accumulator to register         1         1         1           MOV         Rn,#data         Move direct byte to register         2         2         2           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move accumulator to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         2         2           MOV         direct, @Ri         Move indirect RAM to direct byte         3         2           MOV         direct, #data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1			Move register to accumulator	T 1	1
MOV         A, @RI         Move indirect RAM to accumulator         1         1           MOV         A,#data         Move immediate data to accumulator         2         1           MOV         Rn,A         Move accumulator to register         1         1         1           MOV         Rn,direct         Move direct byte to register         2         2         2           MOV         Rn,#data         Move immediate data to register         2         1           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#Rn         Move indirect RAM to direct byte         2         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2         2           MOV         @Ri,A         Move immediate data to direct byte         3         2         2					
MOV         A,#data         Move immediate data to accumulator         2         1           MOV         Rn,A         Move accumulator to register         1         1           MOV         Rn,direct         Move direct byte to register         2         2           MOV         Rn,#data         Move immediate data to register         2         1           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct, @Ri         Move indirect RAM to direct byte         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1					
MOV         Rn,A         Move accumulator to register         1         1           MOV         Rn,direct         Move direct byte to register         2         2           MOV         Rn,#data         Move immediate data to register         2         1           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct, #Ria         Move indirect RAM to direct byte         2         2           MOV         direct, #data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1					
MOV         Rn,direct         Move direct byte to register         2         2           MOV         Rn,#data         Move immediate data to register         2         1           MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#data         Move indirect RAM to direct byte         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @ Ri,A         Move accumulator to indirect RAM         1         1					
MOV         Rn,#data         Move immediate data to register         2         1           MOV         direct, A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct, #Ri         Move indirect RAM to direct byte         2         2           MOV         direct, #data         Move immediate data to direct byte         3         2           MOV         @ Ri,A         Move accumulator to indirect RAM         1         1					
MOV         direct,A         Move accumulator to direct byte         2         1           MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#RI         Move indirect RAM to direct byte         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1					
MOV         direct,Rn         Move register to direct byte         2         2           MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct,#RAM         Move indirect RAM to direct byte         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1	MOV				
MOV         direct,direct         Move direct byte to direct         3         2           MOV         direct, @Ri         Move indirect RAM to direct byte         2         2           MOV         direct,#data         Move immediate data to direct byte         3         2           MOV         @Ri,A         Move accumulator to indirect RAM         1         1					
MOV         direct, @ Ri         Move indirect RAM to direct byte         2         2           MOV         direct, #data         Move immediate data to direct byte         3         2           MOV         @ Ri,A         Move accumulator to indirect RAM         1         1					
MOV direct,#data Move immediate data to direct byte 3 2 MOV @Ri,A Move accumulator to indirect RAM 1 1				1 ž	2
MOV @ RI, A Move accumulator to indirect RAM 1 1					
MOV	MOV	@Ri,direct	Move direct byte to indirect RAM	2	2

87C451

Table 3. Instruction Set (Continued)

MNEMONIC		DESCRIPTION	BYTE	CYCLES	
Data transfe	er (continued)	<u> </u>	<del></del>	•	
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1	
MOV	DPTR,#data16	Load data pointer with a 16-bit constant	3	2	
MOVC	A,@A + DPTR	Move code byte relative to DPTR to A	1	2	
MOVC	A,@A + PC	Move code byte relative to PC to A	1	2	
MOVX	A,@Ri	Move external RAM (8-bit addr) to A	l i	2	
MOVX	A.@DPTR	Move external RAM (16-bit addr) to A	1 1	2	
MOVX	@Ri,A	Move A to external RAM (8-bit addr)	l i	2	
MOVX	@DPTR,A	Move A to external RAM (16-bit addr)	i	2	
PUSH	direct	Push direct byte onto stack	l ż	5 ا	
POP	direct	Pop direct byte from stack	1 2	2	
XCH	A,Rn	Exchange register with accumulator	1 1	1	
XCH	A,direct	Exchange direct byte with accumulator	2	l i	
XCH	A,@Ri	Exchange indirect RAM with A	1	ł	
XCHD	A,#Ri	Exchange low-order digit ind. RAM w/A	1 ;	l i	
		Exchange low-order digit find. NAM W/A	<u> '</u> _	<u>'</u> ,	
	able manipulation			,	
CLR	C	Clear carry flag	1 1	1	
CLR	bit	Clear direct bit	2	1	
SETB	С	Set carry flag	1	1	
SETB	bit	Set direct bit	2	1	
CPL	С	Complement carry flag	1	1 1	
CPL	bit	Complement direct bit	1 2	1	
ANL	C,bit	AND direct bit to carry flag	2	2	
ANL	C,/bit	AND complement of direct bit to carry	2	2	
ORL	C,bit	OR direct bit to carry flag	2	2	
ORL	C,/bit	OR complement of direct bit to carry	2	2	
MOV	C.bit	Move direct bit to carry flag	1 2	1 1	
MOV	bit,C	Move carry flag to direct bit	2	2	
Program and	machine control			1	
ACALL	addr11	Absolute subroutine call	2	2	
LCALL	addr16	Long subroutine call	l 3	2	
RET		Return from subroutine	1	2	
RETI		Return from interrupt	l i	2	
AJMP	addr11	Absolute jump	2		
LJMP	addr16	Long jump	3	2	
SJMP	rel	Short jump (relative addr)	2	1 2	
JMP	@A + DPTR	Jump indirect relative to the DPTR	1 1	2	
JZ	rel	Jump if accumulator is zero	2	5 ا	
JNZ	rel	Jump if accumulator is not zero	2	l 5	
JC	rel	Jump if carry flag is set	2	1 5	
JNC	rel	Jump if no carry flag	2	22222222222222222	
JB	bit,rel	Jump if direct bit set	3	5	
JNB	bit,rel	Jump if direct bit not set	3	1 6	
JBC	bit,rel	Jump if direct bit not set  Jump if direct bit is set & clear bit	3 3	ء ا	
CJNE			3 3	~	
	A,direct,rel	Compare direct to A & jump if not equal		ءِ ا	
CINE	A,#data,rei	Comp. immed. to A & jump if not equal	3	2	
CJNE	Rn,#data,rel	Comp. immed. to reg. & jump if not equal	3	2	
CJNE	@Ri,#data,rel	Comp. immed. to ind. & jump if not equal	3	2	
DJNZ	Rn,rel	Decrement register & jump if not zero	2	2	
DJNZ	direct,rel	Decrement direct & jump if not zero	3	2	
NOP		No operation	1	l 1	

-Working register R0-R7 Rn

-128 internal RAM locations, any I/O port, control or status register

-Indirect internal RAM location addressed by register R0 or R1

#data -8-bit constant included in instruction

#data16 -16-bit constant included as bytes 2 & 3 of instruction -128 software flags, any I/O pin, control or status bit bit

Notes on program addressing modes:

addr16 -Destination address for LCALL & LJMP may be anywhere within the 64-kilobyte program memory address space. addr11

-Destination address for ACALL & AJMP will be within the same 2-kilobyte page of program memory as the first byte of the

following instruction.

-SJMP and all conditional jumps include an 8-bit offset byte. Range is + 127 - 128 bytes relative to first byte of the following instruction.

direct @Ri

rei

Table 4. Instruction Opcodes in Hexadecimal Order

HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS		HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS
00	1	NOP		1	40	2	JC	code addr
01	2	AJMP	code addr	1	41	2	AJMP	code addr
02	3	LJMP	code addr	1	42	2	ORL	data addr,A
03	1	RR	l A		43	3	ORL	data addr,#data
04	1	INC	Α		44	2	ORL	A,#data
05 06	2 1	INC	data addr		45	2	ORL	A,data addr
07	1	INC INC	@R0 @R1		46	1	ORL	A,@R0
08	1 1	INC	R0		47 48	1 1	ORL ORL	A,@R1
09	1	INC	R1		49	1	ORL	A,R0 A,R1
0A	1	INC	R2		1 4Ã	1 1	ORL	A,R2
0B	1	INC	R3		4B	i	ORL	A,R3
00	1	INC	R4		4C	1 1	ORL	A,R4
0D	. 1	INC	R5		4D	1 1	ORL	A,R5
0E	1	INC	R6		4E	1 1	ORL	A,R6
0F	1	INC	R7	ļ.	4F	1	ORL	A,R7
10	3	JBC	bit addr, code addr	1	50	2	JNC	code addr
11	2	ACALL	code addr	l	51	2 2	ACALL	code addr
12	] 3	LCALL	code addr	Į.	52	2	ANL	data addr,A
13	1 1	RRC	A		53	3	ANL	data addr,#data
14 15	1 2	DEC	A		54	2	ANL	A,#data
16	1	DEC DEC	data addr @R0		55	2	ANL	A,data addr
17		DEC	@R1		56 57	1 1	ANL ANL	A,@R0
18	l i	DEC	R0		58		ANL	A,@R1 A,R0
19	li	DEC	R1		59	li	ANL	A,R1
1Ă	li	DEC	R2	i	5A	l i	ANL	A,R2
1B	1	DEC	R3	1	5B	l i	ANL	A,R3
1C	1	DEC	R4	ł	5C	l i	ANL	A,R4
1D	1	DEC	R5	ł	5D	1	ANL	A,R5
1E	1	DEC	R6	l	5E	1	ANL	A,R6
1F	1 1	DEC	R7		5F	1	ANL	A,R7
20	3	JB	bit addr, code addr		60	2	JZ	code addr
21 22	2	AJMP	code addr		61	2	AJMP	code addr
23	1	RET RL	A		62	2	XRL	data addr,A
24	2	ADD	A,#data		63 64	3 2	XRL	data addr,#data
25	2	ADD	A,data addr		65	2	XRL XRL	A,#data A.data addr
26	1 1	ADD	A,@R0		66	1 1	XRL	A,@R0
27	1	ADD	A,@R1	1	67	l i	XRL	A,@R1
28	1	ADD	A,R0	1	68	Ιi	XRL	A,R0
29	1	ADD	A,R1	ĺ	69	1	XRL	A,R1
2A	1 1	ADD	A,R2	l	6A	1	XRL	A,R2
2B	! !	ADD	A,R3	ĺ	6B	1	XRL	A,R3
2C 2D	1	ADD	A,R4	l	6C	1 1	XRL	A,R4
2E	1	ADD ADD	A,R5 A.R6	l	6D	1	XRL	A,R5
2F		ADD	A,H6 A.R7	l	6E 6F	1	XRL	A,R6
30	3	JNB	bit addr, code addr	l	70	1 2	XRL JNZ	A,R7
31	2	ACALL	code addr	Į	71	2	ACALL	code addr code addr
32	1	RETI		1	72	2	ORL	C,bit addr
33	1	RLC	Α	}	73	1	JMP	@A + DPTR
34	2	ADDC	A,#data	İ	74	2	MOV	A,#data
35	2	ADDC	A,data addr	l	75	3	MOV	data addr,#data
36	1	ADDC	A,@R0	l	76	2	MOV	@R0,#data
37	1	ADDC	A,@R1	l	77	2	MOV	@R1,#data
38	1 1	ADDC	A,R0	l	78	2 2	MOV	R0,#data
39 3A	1 1	ADDC	A,R1	l	79	2	MOV	R1,#data
3B		ADDC ADDC	A,R2, A,R3	l	7A	2	MOV	R2,#data
3C	1	ADDC	A,R3 A,R4	l	7B 7C	2 2	MOV	R3,#data
3D	i i	ADDC	A,R5	l	7D	2	MOV MOV	R4,#data R5,#data
3E	1	ADDC	A,R6	l	7E	2 2	MOV	R6,#data R6,#data
3F	1	ADDC	A,R7	l	7F	2	MOV	R7,#data
Ь				Ц				, n detter

87C451

Table 4. Instruction Opcodes in Hexadecimal Order (Continued)

		•	, iii rioxaacoiiia. Gra			•		<u> </u>
HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS		HEX COD E	NUMBER OF BYTES	MNEMONIC	OPERANDS
80	2	SJMP	code addr	1	CO	2	PUSH	data addr
81	2	AJMP	code addr	l	C1	2	AJMP	code addr
82	2	ANL	C,bit addr	ı	C2	2	CLR	bit addr
83	1 1	MOVC	A,@A + PC	l	C3	1 1	CLR	C
84	1 1	DIV MOV	AB		C4 C5	1 1	SWAP	A data adds
85	3 2	MOV	data addr,data addr data addr,@R0	ŀ	C6	2	XCH XCH	A,data addr
86 87	2	MOV	data addr, @R1	1	C7		XCH	A,@R0 A,@R1
88	2	MOV	data addr,R0		Č8	l i	XCH	A,RO
89	2	MOV	data addr,R1		C9	l i	XCH	A,R1
8A	5	MOV	data addr.R2	l	CĂ	l i	XCH	A,R2
8B	2 2 2	MOV	data addr.R3		СВ	l i	XCH	A,R3
8C	l - 2	MOV	data addr,R4		CC	l i	XCH	A,R4
8D	2	MOV	data addr,R5		CD	l i	XCH	A,R5
8E	2	MOV	data addr.R6	l	CE	l i	XCH	A.R6
8F	2	MOV	data addr.R7	l l	CF	1	XCH	A,R7
90	2 2 3	MOV	DPTR,#data	1	D0	2	POP	data addr
91	2	ACALL	code addr	ł	D1	2	AÇALL	code addr
92	2	MOV	bit addr,C		D2	2 2 1	SETB	bit addr
93	1	MOVC	A,@A + DPTR	į.	D3		SETB	С
94	2	SUBB	A,#data		D4	1	DA	Α
95	2	SUBB	A,data addr	1	D5	3	DJNZ	data addr,code addr
96	1	SUBB	A,@R0	1	D6	1	XCHD	A,@R0
97	1	SUBB	A,@R1		D7	[ 1	XCHD	A,@R1
98	1	SUBB	A,R0	1	D8	2	DJNZ	R0,code addr
99	1	SUBB	A,R1	1	D9	2	DJNZ	R1,code addr
9A	! !	SUBB	A,R2		DA	2	DJNZ	R2,code addr
9B	1	SUBB	A,R3		DB	2	DJNZ	R3,code addr
9C 9D	1	SUBB	A,R4		DC	2 2 2 2 2 2 2	DJNZ	R4,code addr
9E	1 1	SUBB SUBB	A,R5 A,R6	l	DD DE	2	DJNZ DJNZ	R5,code addr
9E 9F	li	SUBB	A,R7	l	DF	5	DJNZ	R6,code addr R7,code addr
ΑO	2	ORL	C,/bit addr	l	EO	1	MOVX	A,@ DPTR
A1	2	AJMP	code addr		Ei	2	AJMP	code addr
A2	2	MOV	C,bit addr		E2	1	MOVX	A,@R0
A3	] - 1	INC	DPTR		E3	i	MOVX	A,@R1
A4	l i	MUL	AB		E4	i	CLR	A
A5		reserved			E5	2	MOV	A,.data addr
A6	2	MOV	@R0,data addr		E6	1	MOV	A,@R0
A7	2	MOV	@R1,data addr	1	E7	1 1	MOV	A,@R1
A8	2 2 2	MOV	R0,data addr	i	E8	1	MOV	A,R0
A9	2	MOV	R1,data addr	1	E9	1	MOV	A,R1
AA	2	MOV	R2,data addr	l	EA	1	MOV	A,R2
AB	2	MOV	R3,data addr	1	EB	1	MOV	A,R3
AC	2	MOV	R4,data addr	l	EC	1	MOV	A,R4
AD	2	MOV	R5,data addr	l	ED	1 1	MOV	A,R5
ĄĘ	2	MOV	R6,data addr	l	EE	1 1	MOV	A,R6
AF	2	MOV	R7,data addr		EF	1 1	MOV	A,R7
B0	2 2	ANL	C,/bit addr	ı	F0	1	MOVX	@ DPTR,A
B1 B2	2	ACALL	code addr	l	F1	2	ACALL	code addr
B2 B3	1	CPL CPL	bit addr		F2 F3	1	MOVX	@ R0,A
B4	3	CJNE	C A.#data.code addr	l	F3   F4	1	MOVX CPL	@R1,A A
B5	3	CJNE	A,#data,code addr A,data addr.code addr	ı	F4   F5	2	MOV	A data addr.A
B6	3 3	CJNE	@R0,#data,code addr		F6	1	MOV	@RO.A
B7	3	CJNE	@R1,#data,code addr		F7	i	MOV	@R1,A
B8	š	CJNE	R0,#data.code addr		F8	l i	MOV	RO,A
B9	š	CJNE	R1,#data,code addr		F9	i	MOV	R1,A
BA	3	CJNE	R2,#data,code addr		FA	1	MOV	R2,A
ВВ	3	CJNE	R3,#data,code addr		FB	i	MOV	R3,A
вс	3	CJNE	R4,#data,code addr		FC	1	MOV	R4,A
BD	3	CJNE	R5#data,code addr	1	FD	1	MOV	R5,A
BE I		0.11.15	DO Halaka anala andula	•	l FE		MOV	
BF	3	CJNE CJNE	R6,#data,code addr R7,#data,code addr		FF	1	MOV MOV	R6,A R7,A

May 22 1992 108