

## Connection Diagrams

| Pin Assignment |
| :---: |
| for DIP and Flatpak |

$\overline{O E}_{\mathrm{a}}-1$
$\mathrm{~S}_{1}-1$
$\mathrm{I}_{3 \mathrm{a}}-3$
$\mathrm{I}_{2 \mathrm{a}}-4$
$\mathrm{I}_{\mathrm{a}}-16$
$\mathrm{I}_{\mathrm{Oa}}-6$

## Functional Description

The 'AC/'ACT253 contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The 4-input multiplexers have individual Output Enable ( $\mathrm{OE}_{\mathrm{a}}$, $\overline{\mathrm{OE}}_{\mathrm{b}}$ ) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown: $\mathrm{Z}_{\mathrm{a}}=\overline{\mathrm{OE}}_{\mathrm{a}} \cdot\left(\mathrm{I}_{0 \mathrm{a}} \cdot \overline{\mathrm{S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{a}} \cdot \overline{\mathrm{S}}_{1} \cdot \mathrm{~S}_{0}+\right.$

$\left.\mathrm{I}_{2 \mathrm{a}} \cdot \mathrm{S}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{a}} \cdot \mathrm{S}_{1} \cdot \mathrm{~S}_{0}\right)$
$\mathrm{Z}_{\mathrm{b}}=\overline{\mathrm{OE}}_{\mathrm{b}} \cdot\left(\mathrm{I}_{\mathrm{ob}} \cdot \overline{\mathrm{S}}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{1 \mathrm{~b}} \cdot \overline{\mathrm{~S}}_{1} \cdot \mathrm{~S}_{0}+\right.$ $\mathrm{I}_{2 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \overline{\mathrm{~S}}_{0}+\mathrm{I}_{3 \mathrm{~b}} \cdot \mathrm{~S}_{1} \cdot \mathrm{~S}_{0}$ )
If the outputs of TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so that there is no overlap.

## Truth Table

| Select <br> Inputs |  | Data Inputs |  |  |  | Output <br> Enable | Outputs |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\mathbf{0}}$ | $\mathrm{S}_{\mathbf{1}}$ | $\mathrm{I}_{\mathbf{0}}$ | $\mathrm{I}_{\mathbf{1}}$ | $\mathrm{I}_{\mathbf{2}}$ | $\mathrm{I}_{\mathbf{3}}$ | $\overline{\text { OE }}$ | Z |
| X | X | X | X | X | X | H | Z |
| L | L | L | X | X | X | L | L |
| L | L | H | X | X | X | L | H |
| H | L | X | L | X | X | L | L |
| H | L | X | H | X | X | L | H |
| L | H | X | X | L | X | L | L |
| L | H | X | X | H | X | L | H |
| H | H | X | X | X | L | L | L |
| H | H | X | X | X | H | L | H |

Address Inputs $\mathrm{S}_{0}$ and $\mathrm{S}_{1}$ are common to both sections.
$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
$\mathrm{X}=$ Immaterial
Z = High Impedance

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


DC Characteristics for 'AC Family Devices

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | 54AC | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Guaranteed Limits |  |  |
| $\overline{\mathrm{V}_{\mathrm{IH}}}$ | Minimum High Level Input Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\overline{\mathrm{V}} \mathrm{OH}$ | Minimum High Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 3.7 \\ & 4.7 \end{aligned}$ | V | (Note 2) $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |
| $\overline{\mathrm{V}}$ | Maximum Low Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | V | $\mathrm{l}_{\text {OUt }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.50 \\ & 0.50 \\ & \hline \end{aligned}$ | V | (Note 2) $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |
| $\overline{I_{\text {I }}}$ | Maximum Input Leakage Current | 5.5 | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Maximum TRI-STATE Current | 5.5 | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \hline \mathrm{V}_{1}(\mathrm{OE})=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{CC}}, G N D \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, G N D \\ & \hline \end{aligned}$ |


| DC Characteristics for 'AC Family Devices (Continued) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | 54AC | Units | Conditions |
|  |  |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Guaranteed Limits |  |  |
| $\mathrm{I}_{\text {OLD }}$ | (Note 3) <br> Minimum Dynamic | 5.5 | 50 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| $\mathrm{I}_{\text {OHD }}$ | Output Current | 5.5 | -50 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $\mathrm{I}_{\mathrm{Cc}}$ | Maximum Quiescent Supply Current | 5.5 | 80.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ <br> or GND |

Note 2: All outputs loaded; thresholds on input associated with output under test.
Note 3: Maximum test duration 2.0 ms , one output loaded at a time.
Note 4: $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit $@ 5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.
$\mathrm{I}_{\mathrm{CC}}$ for $54 \mathrm{AC} @ 25^{\circ} \mathrm{C}$ is identical to $74 \mathrm{AC} @ 25^{\circ} \mathrm{C}$.

## DC Characteristics for 'ACT Family Devices

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) | 54ACT | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} T_{A}= \\ -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Guaranteed Limits |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Maximum Low Level Input Voltage | $\begin{aligned} & \hline 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & \hline \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 4.4 \\ & 5.4 \\ & \hline \end{aligned}$ | V | $\mathrm{l}_{\text {OUT }}=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.70 \\ & 4.70 \\ & \hline \end{aligned}$ | V | (Note 5) $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | $\mathrm{l}_{\text {OUt }}=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.50 \\ & \hline \end{aligned}$ | V | (Note 5) $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{Cc}}, \mathrm{GND}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Maximum TRI-STATE Current | 5.5 | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \end{aligned}$ |
| $\mathrm{I}_{\text {CCT }}$ | Maximum <br> $\mathrm{I}_{\mathrm{CC}} /$ Input | 5.5 | 1.6 | mA | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{Cc}}-2.1 \mathrm{~V}$ |
| $\mathrm{I}_{\text {OLD }}$ | (Note 6) <br> Minimum Dynamic | 5.5 | 50 | mA | $\mathrm{V}_{\mathrm{OLD}}=1.65 \mathrm{~V}$ Max |
| $\mathrm{I}_{\text {OHD }}$ | Output Current | 5.5 | -50 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $\mathrm{I}_{\mathrm{cc}}$ | Maximum Quiescent Supply Current | 5.5 | 80.0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ <br> or GND |

Note 5: All outputs loaded; thresholds on input associated with output under test.
Note 6: Maximum test duration 2.0 ms , one output loaded at a time.
Note 7: $\mathrm{I}_{\mathrm{CC}}$ for 54 ACT @ $25^{\circ} \mathrm{C}$ is identical to $74 \mathrm{ACT} @ 25^{\circ} \mathrm{C}$.

## AC Electrical Characteristics



Note 8: Voltage Range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$
Voltage Range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{V}_{\mathrm{cc}}$ <br> (V) <br> (Note 9) |  |  | Units | Fig. <br> No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ \text { to }+125^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  |  |
|  |  |  | Min | Max |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $S_{n} \text { to } Z_{n}$ | 5.0 | 1.0 | 14.5 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $S_{n}$ to $Z_{n}$ | 5.0 | 1.0 | 16.0 | ns |  |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay $I_{n} \text { to } Z_{n}$ | 5.0 | 1.0 | 12.0 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $I_{n} \text { to } Z_{n}$ | 5.0 | 1.0 | 13.5 | ns |  |
| $\mathrm{t}_{\text {PZH }}$ | Output Enable Time | 5.0 | 1.0 | 9.5 | ns |  |
| $\mathrm{t}_{\text {PZL }}$ | Output Enable Time | 5.0 | 1.0 | 9.5 | ns |  |
| $\mathrm{t}_{\mathrm{PHZ}}$ | Output Disable Time | 5.0 | 1.0 | 11.0 | ns |  |
| $\mathrm{t}_{\text {PLZ }}$ | Output Disable Time | 5.0 | 1.0 | 9.0 | ns |  |

## Capacitance

| Symbol | Parameter | Typ | Units | Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=$ OPEN |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation <br> Capacitance | 50.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

Physical Dimensions inches (millimeters) unless otherwise noted


20 Terminal Ceramic Leadless Chip Carrier (L) NS Package Number E20A


16 Lead Ceramic Dual-In-Line Package (D) NS Package Number J16A
54AC253•54ACT253 Dual 4-Input Multiplexer with TRI-STATE Outputs
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


16 Lead Ceramic Flatpak (F)
NS Package Number W16A

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-
CONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation Americas <br> Tel: 1-800-272-9959 <br> Fax: 1-800-737-7018 <br> Email: support@nsc.com <br> www.national.com | National Semiconductor <br> Europe <br> Fax: +49 (0) 1 80-530 8586 <br> Email: europe.support@nsc.com <br> Deutsch Tel: +49 (0) 1 80-530 8585 <br> English Tel: +49 (0) 180-532 7832 <br> Français Tel: +49 (0) 1 80-532 9358 <br> Italiano Tel: +49 (0) 180-534 1680 | National Semiconductor <br> Asia Pacific Customer <br> Response Group <br> Tel: 65-2544466 <br> Fax: 65-2504466 <br> Email: sea.support@nsc.com | National Semiconductor <br> Japan Ltd. <br> Tel: 81-3-5620-6175 <br> Fax: 81-3-5620-6179 |
| :---: | :---: | :---: | :---: |

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

