




Quad Non-Inverting Bus Transceivers With 3-State Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/34801


The 54F242 is a Quad Bus Transmitter/Receivers designed for 4-line asynchronous 2-way data communications between data buses.

- 2-Way Asynchronous Data Bus Communication
- Input Clamp Diodes Limit High Speed Termination Effects


LOGIC DIAGRAM



AC TEST CIRCUIT



PROPAGATION DELAY TIMES



Military 54F242



AVAILABLE AS:

- 1) JAN: JM38510/34801BXA
- 2) SMD: N/A
- 3) 883: 54F242/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: C
CERFLAT: D
LCC: 2

THE LETTER "M" APPEARS BEFORE THE / ON LCC.

PIN ASSIGNMENTS

FUNCT.	DIL 632-08	FLATS 717-04	LCC 756A-02	BURN-IN (COND. A)
$\bar{E}AB$	1	1	2	VCC
NC	2	2	3	VCC
A ₀	3	3	4	OPEN
A ₁	4	4	6	OPEN
A ₂	5	5	8	OPEN
A ₃	6	6	9	OPEN
GND	7	7	10	GND
B ₃	8	8	12	OPEN
B ₂	9	9	13	OPEN
B ₁	10	10	14	OPEN
B ₀	11	11	16	OPEN
NC	12	12	18	VCC
EBA	13	13	19	VCC
VCC	14	14	20	VCC

BURN-IN CONDITIONS:
VCC = 5.0 V MIN/6.0 V MAX

TRUTH TABLE

Inputs		Output	Inputs		Output
$\bar{E}AB$	D		EBA	D	
L	L	H	L	X	(Z)
L	H	L	L	X	(Z)
H	X	(Z)	H	L	H
H	X	(Z)	H	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = HIGH Impedance

ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS




Table 1

Test Type	S1
tPLH	open
tPHL	open
tPHZ	open
tPZH	open
tPLZ	closed
tPZL	closed

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V _{OH}	Logical "1" Output Voltage	2.4		2.4		2.4		V	V _{CC} = 4.5 V, I _{OH} = -3.0 mA, V _{IN} = 2.0 V or 0.8 V per Truth Table.
V _{OH1}	Logical "1" Output Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V, I _{OH} = -12 mA, V _{IN} = 2.0 V or 0.8 V per Truth Table.
V _{OL}	Logical "0" Output Voltage		0.55		0.55		0.55	V	V _{CC} = 4.5 V, I _{OL} = 48 mA, V _{IN} = 2.0 V, E _{AB} , B _A = 2.0 V or 0.8 V.
V _{IC}	Input Clamping Voltage		-1.2					V	V _{CC} = 4.5 V, I _{IH} = -18 mA, E _{AB} , B _A = 5.5 V or 0 V, other inputs are open.
I _{IH}	Logical "1" Input Current		20		20		20	μA	V _{CC} = 5.5 V, V _{IH} = 2.7 V (E _{AB} , B _A), other inputs are open.
I _{IH2}	Logical "1" Input Current		100		100		100	μA	V _{CC} = 5.5 V, V _{IN} = 7.0 V (E _{AB} , B _A), other inputs are open.
I _{IH3}	Logical "1" Input Current		1.0		1.0		1.0	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, E _{AB} , B _A = 0 V or (5.5 V).
I _{IL}	Logical "0" Input Current	-0.03	-1.0	-0.03	-1.0	-0.03	-1.0	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V (E _{AB} , B _A), other inputs are open.
I _{OS}	Output Short Circuit Current	-100	-325	-100	-325	-100	-325	mA	V _{CC} = 5.5 V, V _{IN} = 0 V, other inputs are open, E _{AB} , B _A = 0 V or 5.5 V, V _{OUT} = 0 V.
I _{IOZH}	Output Off Current High		70		70		70	μA	V _{CC} = 5.5 V, V _{IN} = 2.7 V, other inputs are open, V _{OUT} = 5.5 V, E _{AB} = 2.0 V, E _{BA} = 0.8 V.
I _{IOZL}	Output Off Current Low	-0.06	-1.6	-0.06	-1.6	-0.06	-1.6	mA	V _{CC} = 5.5 V, V _{IN} = 0.5 V, other inputs are open, V _{OUT} = 0 V, E _{AB} = 2.0 V, E _{BA} = 0.8 V.
I _{CCH}	Power Supply Current		60		60		60	mA	V _{CC} = 5.5 V, V _{IN} = 0 V, E _{AB} , B _A = 5.5 V or 0 V.
I _{CCL}	Power Supply Current		90		90		90	mA	V _{CC} = 5.5 V, V _{IN} = 5.5 V, E _{AB} , B _A = 5.5 V or 0 V.
I _{CCZ}	Power Supply Current Off		90		90		90	mA	V _{CC} = 5.5 V, E _{AB} = 5.5 V, E _{BA} = 0 V, other inputs are open.
V _{IH}	Logical "1" Input Voltage	2.0		2.0		2.0		V	V _{CC} = 4.5 V.
V _{IL}	Logical "0" Input Voltage		0.8		0.8		0.8	V	V _{CC} = 4.5 V.

4

54F242

Symbol	Parameter	Limits			Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C	+ 125°C	- 55°C		
		Subgroup 7	Subgroup 8A	Subgroup 8B		
	Functional Tests					per Truth Table with $V_{CC} = 4.5\text{ V}$, (Repeat at), $V_{CC} = 5.5\text{ V}$, $V_{INL} = 0.5\text{ V}$, $V_{INH} = 2.5\text{ V}$.

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
	Switching Parameters:	Min	Max	Min	Max	Min	Max		
t _{PHL1}	Propagation Delay /Data-Output B to A	1.5	5.2	1.0	8.5	1.0	8.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PLH1}	Propagation Delay /Data-Output B to A	1.5	5.2	1.0	6.5	1.0	6.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PHL2}	Propagation Delay /Data-Output A to B	1.5	5.2	1.0	8.5	1.0	8.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PLH2}	Propagation Delay /Data-Output A to B	1.5	5.2	1.0	6.5	1.0	6.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PLZ1}	Propagation Delay /Data-Output B to A	2.5	6.0	2.0	8.5	2.0	8.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PHZ1}	Propagation Delay /Data-Output B to A	2.5	6.0	2.0	7.5	2.0	7.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PZL1}	Propagation Delay /Data-Output B to A	2.5	8.5	2.0	10.5	2.0	10.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PZH1}	Propagation Delay /Data-Output B to A	2.5	5.7	2.0	8.0	2.0	8.0	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PLZ2}	Propagation Delay /Data-Output A to B	2.5	6.0	2.0	8.5	2.0	8.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PHZ2}	Propagation Delay /Data-Output A to B	2.5	6.0	2.0	7.5	2.0	7.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PZL2}	Propagation Delay /Data-Output A to B	2.5	8.5	2.0	10.5	2.0	10.5	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.
t _{PZH2}	Propagation Delay /Data-Output A to B	2.5	5.7	2.0	8.0	2.0	8.0	ns	$V_{CC} = 5.0\text{ V}$, $C_L = 50\text{ pF}$, $R_1 = R_2 = 500\ \Omega$.

NOTES:

1. V_{IN} pulse has the following characteristics: $t_r = t_f \leq 2.5\text{ ns}$, $PRR = 1.0\text{ MHz}$.
2. $C_L = 50\text{ pF} \pm 10\%$ including scope probe, wiring and stray capacitance, without package in test fixture.
3. Voltage measurements are to be made with respect to network ground terminal.
4. $R_1 = R_2 = 500\ \Omega \pm 5.0\%$.
5. Terminal condition (pins not designated may be high $\geq 2.0\text{ V}$, low $\leq 0.8\text{ V}$, or open).