

# Am27LS02/Am27LS03

64-Bit Low-Power Inverting-Output Bipolar RAM



Am27LS02/Am27LS03

Advanced Micro Devices

### DISTINCTIVE CHARACTERISTICS

- Fully decoded 16 word x 4-bit low-power Schottky RAMs
- Low Power
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with open-collector outputs (Am27LS02) or with three-state outputs (Am27LS03)
- Pin-compatible replacements for 74LS289, (use Am27LS02); for 74LS189, (use Am27LS03)

### GENERAL DESCRIPTION

The Am27LS02 and Am27LS03 are 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and are ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active LOW chip select ( $\overline{CS}$ ) input and open-collector OR tieable outputs (Am27LS02) or three-state outputs (Am27LS03).


An active LOW Write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW the information on the four data inputs  $D_0$  to

$D_3$  is written into the addressed memory word and preconditions the output circuitry so that correct data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs  $\overline{O}_0$  to  $\overline{O}_3$ .

During the writing operation or when the chip select line is HIGH the four outputs of the memory go to an inactive high-impedance state.

### BLOCK DIAGRAM



### MODE SELECT TABLE

Input		Data Output Status $\overline{O}_0 - \overline{O}_3$	Mode
$\overline{CS}$	$\overline{WE}$		
L	L	Output Disabled	Write
L	H	Selected Word (Inverted)	Read
H	X	Output Disabled	Deselect

H = HIGH  
L = LOW  
X = Don't Care

### PRODUCT SELECTOR GUIDE

Family Part No.	Am27LS02/Am27LS03			
	Open-Collector Part No.	Am27LS02-25	Am27LS02-30	Am27LS02-55
Three-State Part No.	Am27LS03-25	Am27LS03-30	Am27LS03-55	Am27LS03-65
$I_{CC}$	35 mA	38 mA	35 mA	38 mA
Access Time	25 ns	30 ns	55 ns	65 ns
Temperature Range	C	M	C	M



Publication # 08062 Rev. B Amendment /0  
Issue Date: January 1987

0257528 ADV MICRO (MEMORY)

89D 25554 D

CONNECTION DIAGRAMS  
Top View


T-46-23-08



\*Also available in 16-Pin Cerpack. Connections identical to DIPs.

Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



0257528 ADV MICRO (MEMORY)

89D 25555 D


**ORDERING INFORMATION**

T-46-23-08

**Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM27LS02-25	PC, PCB, DC, DCB
AM27LS02-55	
AM27LS03-25	
AM27LS03-55	

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.


ORDERING INFORMATION (Cont'd.)

T-46-23-08

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number
- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
AM27LS02-30	
AM27LS02-65	/BEA, /BFA,
AM27LS03-30	/B2C
AM27LS03-65	

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 9, 10, 11.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 V to +V<sub>CC</sub> Max.  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 Output Current into Outputs ..... 20 mA  
 DC Input Current ..... -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

Commercial (C) Devices  
 Temperature ..... 0 to +75°C  
 Supply Voltage ..... +4.75 V to +5.25 V  
 Military\* (M) Devices  
 Temperature ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

(See Note 5)

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

**DC CHARACTERISTICS** over operating ranges unless otherwise specified; included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted.


Parameter Symbol	Parameter Description	Test Conditions	Am27LS02/27LS03			Units		
			Min.	Typ.	Max.			
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -5.2 mA I <sub>OH</sub> = -2.0 mA	COM'L MIL	2.4	3.0	Volts	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 8 mA I <sub>OL</sub> = 10 mA			320 350	450 500	mV
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs (Note 3)			2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs (Note 3)		COM'L MIL			0.8	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V	WE, D <sub>0</sub> -D <sub>3</sub> , A <sub>0</sub> -A <sub>3</sub> CS			-15 -30	-250 -250	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V				0	10	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 4)			-20	-45	-90	mA
I <sub>CC</sub>	Power Supply Current	All Inputs = GND Outputs = Open V <sub>CC</sub> = Max.		COM'L MIL		27	35 38	
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA				-0.875	-1.2	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V, V <sub>CC</sub> = Max. V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 0.4 V, V <sub>CC</sub> = Max.		(Note 2)		0 -40	40	μA

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.  
 2. This applies to three-state devices only.  
 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.  
 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.  
 5. Operating specifications with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.  
 θ<sub>JA</sub> ≈ 50°/w (with moving air) for ceramic DIPs.  
 θ<sub>JC</sub> ≈ 10 - 17°/w for flatpack and leadless chip carrier.

0257528 ADV MICRO (MEMORY)


89D 25558 D

**SWITCHING TEST  
CIRCUIT**



TC000203

**SWITCHING TEST  
WAVEFORM**



TW000031

**KEY TO SWITCHING  
WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

T-46-23-08

KS000010

**SWITCHING CHARACTERISTICS** over operating ranges unless otherwise specified; Included in Group A, Subgroup 9, 10, 11 tests unless otherwise noted.

No.	Parameter Symbol	Parameter Description	Am27LS02-25, Am27LS03-25		Am27LS02-30, Am27LS03-30		Am27LS02-55, Am27LS03-55		Am27LS02-65, Am27LS03-65		Units
			C Devices		M Devices		C Devices		M Devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		25		30		55		65	ns
2	$t_{PHL}(A)$										
3	$t_{PZH}(\overline{CS})$	Delay from Chip Select (LOW) to Active Output and Correct Data		20		20		30		35	ns
4	$t_{PZL}(\overline{CS})$										
5	$t_{PZH}(\overline{WE})$	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1)		15		15		30		35	ns
6	$t_{PZL}(\overline{WE})$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		0		0		0		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Termination of Write)	25		30		45		55		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
11	$t_{pw}(\overline{WE})$	Min Write Enable Pulse Width to Ensure Write	25		30		45		55		ns
12	$t_{PHZ}(\overline{CS})$	Delay from Chip Select (HIGH) to Inactive Output (HI-Z)		20		20		30		35	ns
13	$t_{PLZ}(\overline{CS})$										
14	$t_{PLZ}(\overline{WE})$	Delay from Write Enable (LOW) to Inactive Output (HI-Z)		25		25		30		35	ns
15	$t_{PHZ}(\overline{WE})$										

- Notes: 1. Output is preconditioned to data in (inverted) during write to ensure correct data is present on all outputs when write is terminated. (No write recovery glitch.)  
 2.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.  
 3. For open collector, all delays from Write Enable ( $\overline{WE}$ ) or Chip Select ( $\overline{CS}$ ) inputs to the Data Output (DOUT),  $t_{PLZ}(\overline{WE})$ ,  $t_{PLZ}(\overline{CS})$ ,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  
 4. For 3-state output,  $t_{PZH}(\overline{WE})$  and  $t_{PZH}(\overline{CS})$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(\overline{WE})$  and  $t_{PZL}(\overline{CS})$  are measured with  $S_1$  closed,  $C_L \leq 5$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PHZ}(\overline{WE})$  and  $t_{PHZ}(\overline{CS})$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(\overline{WE})$  and  $t_{PLZ}(\overline{CS})$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.


0257528 ADV MICRO (MEMORY)

89D 25559

D

SWITCHING WAVEFORMS


T-46-23-08



WF001110

Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After  $t_s(A)$  min, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse,  $t_h(A)$  min must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS03) while the write enable is (WE) LOW.



WF001200

Read Mode


Switching delays from address and chip select inputs to the data output. For the Am27LS03 disabled output is "OFF", represented by a single center line. For the Am27LS02, a disabled output is HIGH.

0257528 ADV MICRO (MEMORY) 89D 25560 D

PHYSICAL DIMENSIONS\*


T-46-23-08

PD 016



PID # 06957A

CD 016



PID # 07318A

\* For reference only.




0257528 ADV MICRO (MEMORY) 89D 25561 D

PHYSICAL DIMENSIONS (Cont'd.)

T-46-23-08

CF 016



CL 020

