TDPA6005QFN

X-Band 31.5 dBm Mid-Power Amplifier

Product Overview

The TDPA6005QFN is a mid-power amplifier, monolithic circuit, which integrates two stages and produces 31.5 dBm output power associated to a high power added efficiency of 33%.

It is designed for a wide range of applications, from professional to commercial communication systems.

The circuit is manufactured with a pHEMT process, 0.25 µm gate length, via holes through the substrate, air bridges and electron beam gate lithography.

It is supplied in a RoHS compliant SMD package.

Features

Power: 31.5 dBm

High PAE: 33%

Frequency band: 8-12 GHz


Linear gain: 20 dB

dc bias: VD = 8 Volt @ ld = 420 mA

24-pin, QFN 4 mm x 5 mm

• MSL3







Product Specification

Absolute Maximum Ratings¹

Tamb.= +25°C

Symbol	Parameter	Values	Unit
VD	Drain bias voltage	9.0	V
ld	Drain bias current	700	mA
VG	Gate bias voltage -0.25		V
Pin	Maximum peak input power overdrive	mum peak input power overdrive +18	
Tj	Junction temperature	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above anyone of these parameters may cause permanent damage.

Electrical Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Тур	Max	Unit
Freq	Frequency range	8		12	GHz
G	Linear Gain		20		dB
P1dB	Output Power@ 1 dB comp.		31.5		dBm
PAE1dB	Power Added Efficiency @ 1 dB comp.		33		%

ESD Protection: Electrostatic discharge sensitive device, please observe handling precautions!

Electrical Specifications (Pulsed Mode)

Tamb.= +25°C, VD1,2 = +8.0V

Symbol	Parameter	Min	Тур	Max	Unit
Freq	Operating frequency	8		12	GHz
G	Small signal gain		19.5		dB
Rlin	Input Return Loss		14		dB
Rlout	Output Return Loss		10		dB
P1d8	Output power @ 1 dBcomp		31.5		dBm
P3d8	Output power @ 3 dBcomp		32		dBm
PAE1dB	Power Added Efficiency@ 1 dBcomp		33		%
PAE3dB	Power Added Efficiency@3 dBcomp		35		%
ld 1d8comp	Supply drain current@ 1 dBcomp		500		mA
ld 3d8comp	Supply drain current @ 3 dBcomp		550		mΑ
ldq	Supply quiescent current		420		mA
VG	Gate supply voltage		-0.7		V

These values are representative of measurements done in test fixture with a bonding wire of typically 0.25 nH to 0.3 nH.



Typical Bias Conditions

Tamb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
VD1,2	17, 13	Drain supply voltage	8	V
VG12	18	Gate supply voltage	-0.7	V




Device Thermal Information

All the figures given in this section are obtained assuming that the QFN device is only cooled down by conduction through the package thermal pad (no convection mode considered).

The temperature is monitored at the package back-side interface (Tcase) as shown below. The system maximum temperature must be adjusted in order to guarantee that Tcase remains below the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.


A derating must be applied on the dissipated power if the Tcase temperature cannot be maintained below the maximum temperature specified (see the curve Pdiss. Max) in order to guarantee the nominal device life time (MTTF).





Typical Board Measurements

Temperature: -40, +25, +85 °C, VD1,2 = 8 V,,Id (Quiescent) = 420 mA, CW mode




Output Power at 3dBcomp versus Frequency and Temperature 35 34 33 32 Pout (dBm) 31 30 29 28 -Temp=-40°C & Pin=13dBm 27 Temp=+25°C & Pin=15dBm 26 ····· Temp=+85°C & Pin=17dBm 25 9 8 10 12 13 Frequency (GHz)




Typical Board Measurements

Temperature: -40, +25, +85 °C, VD1,2 = 8 V,,Id (Quiescent) = 420 mA, CW mode

Power added efficiency at 3dBcomp versus Frequency and Temperature



Drain current at 3 dBcomp versus Frequency and Temperature







Typical Board Measurements

Temperature: +25 °C, VD1,2 = 8 V,Id (Quiescent) = 420 mA, CW mode

Output Power versus Input Power and Frequency




Power added efficiency versus Input Power and Frequency





Package Outline ¹




Matt tin, Lead Free	(Green)	1-	Ne	13-	VD2
Units:	mm	2-	Ne	14-	Ne
From the standard :	JEDEC MO-220	3-	Ne	15-	Gnd (² >
	(VGHD)	4-	Ne	16-	Ne
25-	GND	5-	Ne	17-	VD1
		6-	Ne	18-	VG1
		7-	Ne	19-	Ne
		8-	Ne	20-	Ne
		9-	Gnd ¹	21-	Gnd ¹
		10-	RF OUT	22-	RFIN
		11-	Gnd ¹	23-	Gnd ¹
		12-	Ne	24-	Ne

(1)It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.

Definition of the Reference Planes

The reference planes used for measurements given above are symmetrical from the axis of the package (see drawing beside). The input and output reference planes are located at 3.7 mm offset (input wise and output wise respectively) from this axis. Then, the given Sij parameters incorporate the land pattern of the evaluation motherboard recommended in paragraph "Evaluation mother board".






Evaluation Motherboard


- · Compatible with the proposed footprint.
- Based on typically Ro4003 / 8 mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board.
- Decoupling capacitors of 100 pF + 10nF recommended on VG12, VD1,2 in CW mode.
- Decoupling capacitors of 100 pF + 10nF recommended on VG12 in pulsed drain mode.
- Decoupling capacitors of 100 pF + 10nF recommended on VD1,2 in pulsed drain mode.
- · See application note AN0017 for details.

Recommended Test fixture for measurements over temperature range





DC Schematic



Package Information

Parameter	Value
Package body material	RoHS-compliant
	Low stress Injection Molded Plastic
Lead finish	100% matte tin (Sn)
MSL Rating	MSL3

Ordering Information

Order Code	Description	Package	Shipping Method
TDPA6005QFN 5W X Band Medium Power Amplifier		6 x 6 Ceramic QFN	Tape and Reel

Revision Information

Document	Description / Date	Change/Revision Details
TDPA6005QFN-4-2024 Rev 0.2	TDPA6005QFN / April 2024	Initial Release

Document Categories and Definitions:

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The data sheet contains preliminary data. Additional data may be added at a later date. Teledyne e2v HiRel Electronics reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Teledyne e2v HiRel Electronics decides to change the specifications, Teledyne e2v HiRel Electronics will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Sales Contact

For additional information, Email us at: hirel@teledyne.com website: www.tdehirel.com

Disclaimers

The information in this document is believed to be reliable. However, Teledyne e2v HiRel Electronics assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. Teledyne e2v's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Teledyne e2v product could create a situation in which personal injury or death might occur. Teledyne e2v assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Copyright and Trademark

Trademarks are the property of their respective owners.

©2024, Teledyne e2v HiRel Electronics. All rights reserved.

