- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) DIPs


## description

These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The 'ALS161B, 'ALS163B, 'AS161, and 'AS163 devices are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; they can be preset to any number between 0 and 9 or 15 . Because presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . J J PACKAGE SN74ALS161B, SN74AS161, SN74AS163 ... D OR N PACKAGE SN74ALS163B ... D, DB, OR N PACKAGE
(TOP VIEW)


SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 ... FK PACKAGE (TOP VIEW)


NC - No internal connection

The clear function for the 'ALS161B and 'AS161 devices is asynchronous. A low level at the clear ( $\overline{\mathrm{CLR}}$ ) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, $\overline{\text { LOAD, or enable inputs. The clear }}$ function for the SN54ALS162B, 'ALS163B, and 'AS163 devices is synchronous, and a low level at CLR sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the $Q$ outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to CLR to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for $n$-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled,

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## description (continued)

produces a high-level pulse while the count is maximum ( 9 or 15 , with $Q_{A}$ high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or $\overline{\text { LOAD }}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ALS161B, SN74ALS163B, SN74AS161, and SN74AS163 are characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$.

## logic symbols $\dagger$


$\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}$, and N packages.
logic diagram (positive logic)


Pin numbers shown are for the J package.
logic diagram (positive logic)


Pin numbers shown are for the $\mathrm{D}, \mathrm{DB}, \mathrm{J}$, and N packages.
'ALS161B and 'AS161 synchronous binary counters are similar; however, $\overline{\mathrm{CLR}}$ is asynchronous.
typical clear, preset, count, and inhibit sequences

SN54ALS162B
The following sequence is illustrated below:

1. Clear outputs to zero (SN54ALS162B is synchronous)
2. Preset to BCD 7
3. Count to $8,9,0,1,2$, and 3
4. Inhibit


## typical clear, preset, count, and inhibit sequences

'ALS161B, 'AS161, 'ALS163B, and 'AS163
The following sequence is illustrated below:

1. Clear outputs to zero ('ALS161B and 'AS161 are asynchronous; 'ALS163B and 'AS163 are synchronous.)
2. Preset to binary 12
3. Count to $13,14,15,0,1$, and 2
4. Inhibit

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ |  | -0.5 V to 7 V |
| :---: | :---: | :---: |
| Input voltage range, $\mathrm{V}_{\text {I }}$ |  | -0.5 V to 7 V |
| Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 1) | D package | $73^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | DB package | $82^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | N package | $67^{\circ} \mathrm{C} / \mathrm{W}$ |
| Storage temperature range, $\mathrm{T}_{\text {stg }}$ |  | $5^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions

|  |  |  | $\begin{aligned} & \text { 4ALS1 } \\ & \text { 4ALS1 } \\ & \text { 4ALS1 } \end{aligned}$ |  |  | ALS16 ALS1 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage |  |  | 0.7 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -0.4 |  |  | -0.4 | mA |
| $\mathrm{IOL}^{\text {I }}$ | Low-level output current |  |  | 4 |  |  | 8 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  | SN54ALS161B SN54ALS162B SN54ALS163B |  |  | SN74ALS161B SN74ALS163B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYPキ | MAX | MIN | TYP $\ddagger$ | MAX |  |
| VIK | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | II $=-18 \mathrm{~mA}$ |  |  | -1.5 |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{l}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| VOL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | $\mathrm{IOL}=4 \mathrm{~mA}$ |  | 0.25 | 0.4 |  | 0.25 | 0.4 | V |
|  |  | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  |  | 0.35 | 0.5 |  |
| 1 | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=7 \mathrm{~V}$ |  |  | 0.1 |  |  | 0.1 | mA |
| ${ }_{1} \mathrm{H}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 20 |  |  | 20 | $\mu \mathrm{A}$ |
| IIL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -0.2 |  |  | -0.2 | mA |
| $1 \mathrm{O}^{\text {§ }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -20 |  | -112 | -30 |  | -112 | mA |
| ICC | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 12 | 21 |  | 12 | 21 | mA |

[^0]SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163
SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163

## SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS

SDAS276A - DECEMBER 1994 - REVISED JULY 2000
timing requirements over recommended operating conditions (unless otherwise noted) (see Figure 1)

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ALS161B |  | SN74ALS161B |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 22 |  | 40 |  | MHz |
| tPLH | CLK | RCO | 5 | 34 | 5 | 20 | ns |
| tPHL |  |  | 5 | 27 | 5 | 20 |  |
| tPLH | CLK | Any Q | 4 | 19 | 4 | 15 | ns |
| tPHL |  |  | 6 | 25 | 6 | 20 |  |
| tPLH | ENT | RCO | 3 | 18 | 3 | 13 | ns |
| tPHL |  |  | 3 | 17 | 3 | 13 |  |
| tPHL | $\overline{\mathrm{CLR}}$ | Any Q | 8 | 27 | 8 | 24 | ns |
|  |  | RCO | 11 | 32 | 11 | 23 |  |

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54ALS162B SN54ALS163B |  | SN74ALS163B |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 22 |  | 40 |  | MHz |
| tPLH | CLK | RCO | 5 | 25 | 5 | 20 | ns |
| tPHL |  |  | 5 | 25 | 5 | 20 |  |
| tPLH | CLK | Any Q | 4 | 18 | 4 | 15 | ns |
| tPHL |  |  | 6 | 25 | 6 | 20 |  |
| tPLH | ENT | RCO | 3 | 16 | 3 | 13 | ns |
| tPHL |  |  | 3 | 16 | 3 | 13 |  |

## recommended operating conditions

|  |  | SN54AS161 SN54AS163 |  |  | SN74AS161SN74AS163 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  |  | 0.8 | V |
| IOH | High-level output current |  |  | -2 |  |  | -2 | mA |
| $\mathrm{IOL}^{\text {l }}$ | Low-level output current |  |  | 20 |  |  | 20 | mA |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature | -55 |  | 125 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54AS161SN54AS163 |  |  | SN74AS161 <br> SN74AS163 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP† | MAX | MIN | TYP† | MAX |  |
| $\mathrm{V}_{\text {IK }}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $l_{1}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ to 5.5 V , | $\mathrm{IOH}^{\prime}=-2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{lOL}=20 \mathrm{~mA}$ |  | 0.25 | 0.5 |  | 0.25 | 0.5 | V |
| 1 | $\overline{\text { LOAD }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | V I $=7 \mathrm{~V}$ |  |  | 0.3 |  |  | 0.3 | mA |
|  | ENT |  |  |  |  | 0.2 |  |  | 0.2 |  |
|  | All others |  |  |  |  | 0.1 |  |  | 0.1 |  |
| ${ }^{\text {IIH }}$ | $\overline{\text { LOAD }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=2.7 \mathrm{~V}$ |  |  | 60 |  |  | 60 | $\mu \mathrm{A}$ |
|  | ENT |  |  |  |  | 40 |  |  | 40 |  |
|  | All others |  |  |  |  | 20 |  |  | 20 |  |
| IIL | $\overline{\text { LOAD }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ |  |  | -1.5 |  |  | -1.5 | mA |
|  | ENT |  |  |  |  | -1 |  |  | -1 |  |
|  | All others |  |  |  |  | -0.5 |  |  | -0.5 |  |
| $10^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=2.25 \mathrm{~V}$ | -30 |  | -112 | -30 |  | -112 | mA |
| ICC |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  |  | 35 | 53 |  | 35 | 53 | mA |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163
SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163
SYNCHRONOUS 4-BIT DECADE AND BINARY COUNTERS
SDAS276A - DECEMBER 1994 - REVISED JULY 2000
timing requirements over recommended operating conditions (see Figure 1)

|  |  |  |  | $\begin{aligned} & \hline \text { SN54 } \\ & \text { SN54 } \end{aligned}$ | $\begin{aligned} & 3161 \\ & 5163 \end{aligned}$ | $\begin{aligned} & \text { SN74A } \\ & \text { SN74A } \end{aligned}$ | $\begin{aligned} & 161 \\ & 5163 \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  |  |  | 65 |  | 75 | MHz |
|  | Pulse duration | $\overline{\text { CLR }}$ high |  | 7.7 |  | 6.7 |  |  |
|  | Pulse duration | 'AS161 | $\overline{\text { CLR }}$ low | 10 |  | 8 |  |  |
|  |  | A, B, C, D |  | 10 |  | 8 |  |  |
|  |  | $\overline{\text { LOAD }}$ |  | 10 |  | 8 |  |  |
|  | Setup time before | ENP, EN |  | 10 |  | 8 |  |  |
| tsu | , | 'AS161 | $\overline{\text { CLR }}$ inactive | 10 |  | 8 |  |  |
|  |  |  | $\overline{\text { CLR }}$ low | 14 |  | 12 |  |  |
|  |  | 'AS163 | $\overline{\overline{C L R}}$ high (inactive) | 10 |  | 9 |  |  |
| th | Hold time, all synchronous | ter CLK $\uparrow$ |  | 2 |  | 0 |  | ns |

switching characteristics over recommended operating conditions (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54AS161 |  | SN74AS161 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| ${ }_{\text {max }}$ |  |  | 65* |  | 75 |  | MHz |
| tPLH | CLK | RCO (with LOAD high) | 1 | 8.5 | 1 | 8 | ns |
|  |  | RCO (with $\overline{\text { LOAD }}$ low) | 3 | 17.5 | 3 | 16.5 |  |
| tPHL | CLK | RCO | 2 | 14 | 2 | 12.5 | ns |
| tPLH | CLK | Any Q | 1 | 7.5 | 1 | 7 | ns |
| tPHL |  |  | 2 | 14 | 2 | 13 |  |
| tPLH | ENT | RCO | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  | 1 | 9.5 | 1 | 8.5 |  |
| tPHL | $\overline{\mathrm{CLR}}$ | Any Q | 2 | 14 | 2 | 13 | ns |
|  |  | RCO | 2 | 14 | 2 | 12.5 |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating conditions (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | SN54AS163 |  | SN74AS163 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 65* |  | 75 |  | MHz |
| tPLH | CLK | RCO (with LOAD high) | 1 | 8.5 | 1 | 8 | ns |
|  |  | RCO (with $\overline{\text { LOAD }}$ low) | 3 | 17.5 | 3 | 16.5 |  |
| tPHL | CLK | RCO | 2 | 14 | 2 | 12.5 | ns |
| tPLH | CLK | Any Q | 1 | 7.5 | 1 | 7 | ns |
| tPHL |  |  | 2 | 14 | 2 | 13 |  |
| tPLH | ENT | RCO | 1.5 | 10 | 1.5 | 9 | ns |
| tPHL |  |  | 1 | 9.5 | 1 | 8.5 |  |

[^1]
## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. When measuring propagation delay items of 3 -state outputs, switch S1 is open.
D. All input pulses have the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2 \mathrm{~ns}$, duty cycle $=50 \%$.
E. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

## n-bit synchronous counters

This application demonstrates how the ripple-mode carry circuit (see Figure 2) and the carry look-ahead circuit (see Figure 3) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The 'ALS161B, 'AS161, 'ALS163B, and 'AS163 devices count in binary. When additional stages are added, the $\mathrm{f}_{\mathrm{max}}$ decreases in Figure 2, but remains unchanged in Figure 3.


To More Significant Stages
$f_{\max }=1 /\left(\right.$ CLK to $^{\text {RCO }}$ tPLH $)+($ ENT to RCO tPLH $)(\mathrm{N}-2)+\left(\right.$ ENT $\left._{\text {su }}\right)$
Figure 2. Ripple-Mode Carry Circuit


To More Significant Stages

$$
f_{\max }=1 /(\text { CLK to RCO tpLH })+\left(\text { ENP }_{\text {su }}\right)
$$

Figure 3. Carry Look-Ahead Circuit

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 83022012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| 8302201EA | ACTIVE | CDIP | $J$ | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| 8302201FA | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N/ A for Pkg Type |
| 83022022A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| 8302202EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| 8302202FA | OBSOLETE | CFP | W | 16 |  | TBD | Call TI | Call Tl |
| JM38510/38001B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| JM38510/38001BEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| JM38510/38002B2A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| JM38510/38002BEA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SN54ALS161BJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/A for Pkg Type |
| SN54ALS163BJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SN54AS161J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SN54AS163J | OBSOLETE | CDIP | J | 16 |  | TBD | Call TI | Call TI |
| SN74ALS161BD | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS161BDE4 | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS161BDR | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS161BDRE4 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS161BN | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74ALS161BN3 | OBSOLETE | PDIP | N | 16 |  | TBD | Call TI | Call TI |
| SN74ALS161BNE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74ALS161BNSR | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS161BNSRE4 | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BD | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BDBR | ACTIVE | SSOP | DB | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BDBRE4 | ACTIVE | SSOP | DB | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BDE4 | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BDR | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BDRE4 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BN | ACTIVE | PDIP | N | 16 | 25 | Pb-Free <br> (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74ALS163BN3 | OBSOLETE | PDIP | N | 16 |  | TBD | Call TI | Call TI |
| SN74ALS163BNE4 | ACTIVE | PDIP | N | 16 | 25 | Pb -Free | CU NIPDAU | N/ A for Pkg Type |

www.ti.com
6-Dec-2006

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing |  | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (RoHS) |  |  |  |  |  |  |  |
| SN74ALS163BNSR | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALS163BNSRE4 | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161D | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161DR | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161DRE4 | ACTIVE | SOIC | D | 16 | 2500 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74AS161NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74AS161NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS161NSRE4 | ACTIVE | SO | NS | 16 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163D | ACTIVE | SOIC | D | 16 | 40 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163DE4 | ACTIVE | SOIC | D | 16 | 40 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163DR | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163DRE4 | ACTIVE | SOIC | D | 16 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163N | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74AS163NE4 | ACTIVE | PDIP | N | 16 | 25 | Pb-Free (RoHS) | CU NIPDAU | N/ A for Pkg Type |
| SN74AS163NSR | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74AS163NSRE4 | ACTIVE | SO | NS | 16 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |
| SNJ54ALS161BFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| SNJ54ALS161BJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SNJ54ALS161BW | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N/ A for Pkg Type |
| SNJ54ALS163BFK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| SNJ54ALS163BJ | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SNJ54AS161FK | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N/ A for Pkg Type |
| SNJ54AS161J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 SNPB | N/ A for Pkg Type |
| SNJ54AS163J | OBSOLETE | CDIP | J | 16 |  | TBD | Call TI | Call TI |

${ }^{(1)}$ The marketing status values are defined as follows:

## ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb -Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| DIM PINS ** | 14 | 16 | 18 | 20 |
| :---: | :---: | :---: | :---: | :---: |
| A | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC | 0.300 <br> $(7,62)$ <br> BSC |
| B MAX | 0.785 <br> $(19,94)$ | .840 <br> $(21,34)$ | 0.960 <br> $(24,38)$ | 1.060 <br> $(26,92)$ |
| B MIN | - | - | - | - |
| C MAX | 0.300 <br> $(7,62)$ | 0.300 <br> $(7,62)$ | 0.310 <br> $(7,87)$ | 0.300 <br> $(7,62)$ |
| C MIN | 0.245 <br> $(6,22)$ | 0.245 <br> $(6,22)$ | 0.220 <br> $(5,59)$ | 0.245 <br> $(6,22)$ |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC

FK (S-CQCC-N**)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004

N (R-PDIP-T**)
PLASTIC DUAL-IN-LINE PACKAGE
16 PINS SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C) Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).

D The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G16)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006(0,15)$ per end.
D Body width does not include interlead flash. Interlead flash shall not exceed $.017(0,43)$ per side.
E. Reference JEDEC MS-012 variation AC.

NS (R-PDSO-G**)
14-PINS SHOWN


| DIM PINS ** | 14 | 16 | 20 | 24 |
| :---: | :---: | :---: | :---: | :---: |
| A MAX | 10,50 | 10,50 | 12,90 | 15,30 |
| A MIN | 9,90 | 9,90 | 12,30 | 14,70 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^2]Copyright © 2006, Texas Instruments Incorporated


[^0]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

[^1]:    * On products compliant to MIL-PRF-38535, this parameter is not production tested.

[^2]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

