September 1998

54ACTQ16373 16-Bit Transparent Latch with TRI-STATE Outputs

National Semiconductor

54ACTQ16373 16-Bit Transparent Latch with TRI-STATE®Outputs


General Description

The 'ACTQ16373 contains sixteen non-inverting latches with TRI-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state. The 'ACTQ16373 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet SeriesTM features GTOTM output control for superior performance.

Features

- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and
- dynamic threshold performanceSeparate control logic for each byte
- Separate control logic for each byte
 16-bit version of the 'ACTQ373
- Outputs source/sink 24 mA
- Standard Microcircuit Drawing (SMD) 5962-9561801

Logic Symbol



Pin Description

Pin Names	Description		
ŌĒn	Output Enable Input (Active Low)		
LEn	Latch Enable Input		
I ₀ -I ₁₅ O ₀ -O ₁₅	Inputs		
O ₀ -O ₁₅	Outputs		

Connection Diagram

Pin Assignment for CERPAK

	-			
_		∇		
ŌĒ1 -	1		48	LE
°0 —	2		47	- 10
0 ₁ —	3		46	– կ
GND —	4		45	- GND
0 ₂ —	5		44	- 1 ₂
0 ₃ —	6		43	- I ₃
v _{cc} –	7		42	- v _{cc}
0 ₄ —	8		41	⊢ 1₄
0 ₅ —	9		40	- 1 ₅
GND —	10		39	- GND
0 ₆ —	11		38	- 1 ₆
0 ₇ —	12		37	- 17
0 ₈ —	13		36	- 1 ₈
0 ₉ —	14		35	- I9
GND -	15		34	- GND
0 ₁₀ —	16		33	- 4o
0 ₁₁	17		32	- 41
v _{cc} –	18		31	- v _{cc}
0 ₁₂ —	19		30	- 4 ₁₂
0 ₁₃ —	20		29	- I ₁₃
GND —	21		28	- GND
0 ₁₄ —	22		27	- 4 ₄
0 ₁₅ —	23		26	- 1 ₁₅
0E2	24		25	LE2
I			DS	010934-2

TRI-STATE[®] is a registered trademark of National Semiconductor Corporation. GTO[™] is a trademarks of National Semiconductor Corporation. FACT[™] and FACT Quiet Series[™] are trademarks of Fairchild Semiconductor Corporation.

© 1998 National Semiconductor Corporation DS010934

Functional Description

.

The 'ACTQ16373 contains sixteen D-type latches with TRI-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n. The TRI-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Table


	Inputs		Outputs	
LE ₁	OE 1	I ₀ —I ₇	0 ₀ -0 ₇	
Х	Н	Х	Z	
Н	L	L	L	
н	L	н	н	
L	L	Х	(Previous)	
	Inputs		Outputs	
			0.0	
LE ₂	OE ₂	I ₈ –I ₁₅	O ₈ -O ₁₅	
X	H H	I ₈ —I ₁₅ Х	Z	
X				

H = High Voltage Level

L = Low Voltage Level

X = Immaterial Z = High Impedance

Previous = previous output prior to HIGH to LOW transition of LE



Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})

 $V_I = V_{CC} + 0.5V$

DC Output Voltage (V_O) DC Output Source/Sink Current (I_O)

DC V_{CC} or Ground Current

 $V_{1} = -0.5V$

 $V_{\rm O}$ = -0.5V

CDIP

 $V_{\rm O} = V_{\rm CC} + 0.5 V$

per Output Pin Junction Temperature

Storage Temperature

DC Input Diode Current (IIK)

DC Output Diode Current (I_{OK})

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

Supply Voltage (V _{CC})	
'ACTQ	4.5V to 5.5V
Input Voltage (V _I)	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	
54ACTQ	–55°C to +125°C
Minimum Input Edge Rate (dV/dt)	
'ACTQ Devices	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	
Note 1: Absolute maximum ratings are those value	s beyond which damage

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for 'ACTQ Family Devices

-0.5V to +7.0V

–20 mA

+20 mA

–20 mA

+20 mA

+50 mA

+50 mA

+175°C -65°C to +150°C

–0.5V to $V_{\rm CC}$ + 0.5V

Symbol	Parameter	V _{cc}	54ACTQ	Units	Conditions
		(V)	Τ _Α =		
			–55°C to +125°C		
			Guaranteed Limits	-	
VIH	Minimum High	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.70	V	I _{OH} = –24 mA
		5.5	4.70		I _{OH} = -24 mA
V _{OL}	Maximum Low	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
l _{oz}	Maximum	5.5	±10.0	μA	$V_{I} = V_{IL}, V_{IH}$
	TRI-STATE				$V_{O} = V_{CC}, GND$
	Leakage Current				
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_1 = V_{CC}, GND$
	Leakage Current			.	
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_1 = V_{CC} - 2.1V$
I _{CC}	Max Quiescent	5.5	160.0	μA	$V_{IN} = V_{CC}$ or GND
	Supply Current		50	0	(Note 7)
	Minimum Dynamic	5.5	50	mA	$V_{OLD} = 1.65V Max$
I _{OHD}	Output Current (Note 3)		50	mA	V _{ОНD} = 3.85V Min
V _{OLP}	Quiet Output	5.0	0.8	V	
	Maximum Dynamic V _{o∟}				(Notes 4, 5)

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)					
Symbol Parameter		V _{cc} 54ACTQ		Units	Conditions
		(V)	T _A =		
			–55°C to +125°C		
			Guaranteed Limits		
VOLV	Quiet Output	5.0	-0.8	V	
	Minimum Dynamic				(Notes 4, 5)
	V _{OL}				

Note 2: All outputs loaded; thesholds associated with output unders test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

.

Note 4: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched LOW and one output held LOW.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 6: Max number of data inputs (n) switching, (n - 1) input switching 0V to 3V ('ACTQ). Input under test switching 3V to threshold (V_{ILD})

Note 7: I_{CC} for 54ACTQ @ 25°C is indentical to 74ACTQ @ 25°C.

AC Electrical Characteristics:

Symbol	Symbol Parameter	V _{cc}	54ACTQ		Units	
		(V)		T _A = -55°C to+125°C		
		(Note 8)	С _L = 50 рF			
			Min	Max		
t _{PLH}	Propagation Delay	5.0	3.0	10.5	ns	
t _{PHL}	D _n to O _n		3.0	10.0		
t _{PLH}	Propagation Delay	5.0	3.0	11.0	ns	
t _{PHL}	LE to O _n		3.0	10.0		
t _{PZH}	Output Enable	5.0	2.5	10.0	ns	
t _{PZL}	Delay		2.5	11.0		
t _{PHZ}	Output Disable	5.0	2.0	9.0	ns	
t _{PLZ}	Delay		2.0	9.0		


Note 8: Voltage Range 5.0 is 5.0V ± 0.5V.

Symbol	Parameter	V _{cc}	54ACTQ	Units
		(V)	–55°C to +125°C	
		(Note 9)	50 pF	
			Guaranteed Minimum	
ts	Setup Time, HIGH or	5.0	3.0	ns
	LOW, Input to Clock			
t _h	Hold time, High or	5.0	1.5	ns
	LOW, Input to Clock			
t _w	CS Pulse Width,	5.0	4.0	ns
	HIGH or LOW			

Note 9: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	nbol Parameter		Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation	95	pF	$V_{\rm CC} = 5.0 V$



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.