

September 1998

54ACTQ16240 16-Bit Inverting Buffer/Line Driver with TRI-STATE® Outputs

General Description


The 'ACTQ16240 contains sixteen inverting buffers with TRI-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/ receiver. The device is nibble controlled. Each nibble has separate TRI-STATE control inputs which can be shorted together for full 16-bit operation.

The 'ACTQ16240 utilizes NSC Quiet Series technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series $^{\text{TM}}$ features GTO $^{\text{TM}}$ output control for superior performance.

Features

- Utilizes NSC FACT Quiet Series technology
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Separate control logic for each byte
- 16-bit version of the 'ACTQ240
- Outputs source/sink 24 mA
- Standard Microcircuit Drawing (SMD) 5962-9688001

Logic Symbol




Pin Description

Pin	Description		
Names			
OE _n	Output Enable Inputs (Active Low)		
I ₀ -I ₁₅	Inputs		
\overline{O}_0 - \overline{O}_{15}	Outputs		

Connection Diagram

Pin Assignment for CERPAK




FACT® is a trademark of National Semiconductor Corporation. FACT Quiet Series® is a trademark of National Semiconductor Corporation. GTO® is a trademark of National Semiconductor Corporation. TRI-STATE® is a registered trademark of National Semiconductor Corporation.

Functional Description

The 'ACTQ16240 contains sixteen inverting buffers with TRI-STATE standard outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of the other. The control pins may be shorted together to obtain full 16-bit operation. The TRI-STATE outputs are controlled by an Output Enable (\overline{OE}_n) input for each nibble. When \overline{OE}_n is LOW, the outputs are in 2-state mode. When \overline{OE}_n is HIGH, the outputs are in the high impedance mode, but this does not interfere with entering new data into the inputs.

Logic Diagram



Truth Tables

Inputs		Outputs
ŌĒ₁	I ₀ -I ₃	$\overline{O}_0 - \overline{O}_3$
L	L	Н
L	Н	L
Н	X	Z

Inp	Outputs	
OE ₂ I ₄ –I ₇		$\overline{O}_4 - \overline{O}_7$
L	L	Н
L	Н	L
Н	Χ	Z

I	Outputs		
Н	X Z		
L	Н	L	
L	L	Н	

 $I_8 - I_{11}$

Inputs

ŌE₃

Outputs

 $\overline{O}_8 - \overline{O}_{11}$

	Outputs	
ŌE₄	I ₁₂ -I ₁₅	\overline{O}_{12} - \overline{O}_{15}
L	L	Н
L	Н	L
Н	X	Z

H = High Voltage Level
L = Low Voltage Level
X = Immaterial
Z = High Impedance

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V_{CC}) -0.5V to +7.0VDC Input Diode Current (IIK) $V_1 = -0.5V$ -20 mA $V_I = V_{CC} + 0.5V$ +20 mA DC Output Diode Current (I_{OK}) $V_{\rm O} = -0.5 V$ -20 mA $V_{\rm O} = V_{\rm CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{\rm CC}$ + 0.5V DC Output Source/Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin

Junction Temperature

CDIP Storage Temperature

-65°C to +150°C

 $\pm 50 \ \text{mA}$

+175°C

Recommended Operating Conditions

Supply Voltage (V_{CC})

4.5V to 5.5V 'ACTQ Input Voltage (V_I) 0V to V_{CC} Output Voltage (V_O) 0V to $V_{\rm CC}$

Operating Temperature (T_A)

54ACTQ -55°C to +125°C

Minimum Input Edge Rate (dV/dt)

'ACTQ Devices 125 mV/ns

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V _{cc}	V _{CC} 54ACTQ (V) T _A =		Conditions
		(V)			
			-55°C to +125°C		
			Guaranteed Limits	7	
V _{IH}	Minimum High	4.5	2.0	V	V _{OUT} = 0.1V
	Input Voltage	5.5	2.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	3.70	V	I _{OH} = -24 mA
		5.5	4.70		I _{OH} = -24 mA
V_{OL}	Maximum Low	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I_{OZ}	Maximum TRI-STATE	5.5	±10.0	μA	$V_{I} = V_{IL}, V_{IH}$
	Leakage Current				$V_O = V_{CC}$, GND
I _{IN}	Maximum Input	5.5	±1.0	μΑ	$V_I = V_{CC}$, GND
	Leakage Current				
I _{CCT}	Maximum I _{CC} /Input	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
I_{CC}	Max Quiescent	5.5	160.0	μΑ	$V_{IN} = V_{CC}$
	Supply Current				or GND
					(Note 6)
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)		50	mA	V _{OHD} = 3.85V Min

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V _{CC} 54ACTQ		Units	Conditions
		(V)	T _A =		
			-55°C to +125°C		
			Guaranteed Limits]	
V _{OLP}	Quiet Output	5.0	1.2	V	
	Maximum Dynamic				(Notes 4, 5)
	V _{OL}				
V _{OLV}	Quiet Output	5.0	-1.2	V	
	Minimum Dynamic				(Notes 4, 5)
	V _{OL}				

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW.

Note 5: Maximum number of outputs that can switch simultaneously is n. (n - 1) outputs are switched HIGH and one output held HIGH.

Note 6: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.


AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 7)	54ACTQ T _A = -55°C to +125°C C _L = 50 pF		Units
			Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.5	9.0	ns
t _{PHL}	Data to Output		2.5	8.0	
t _{PZH} ,	Output Enable Time	5.0	2.5	8.5	ns
t _{PZL}			2.5	8.9	
t _{PHZ} ,	Output Disable Time	5.0	2.0	8.3	ns
t_{PLZ}			2.0	8.3	


Note 7: Voltage Range 5.0 is 5.0V ±0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Pin Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation	95	pF	V _{CC} = 5.0V
	Capacitance			



Physical Dimensions inches (millimeters) unless otherwise noted



48-Lead CERPAK (F) NS Package Number WA48A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 1 80-530 85 85 English Tel: +49 (0) 1 80-532 78 32 Français Tel: +49 (0) 1 80-532 93 58 Italiano Tel: +49 (0) 1 80-534 16 80 National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179