



# 54ACT823 9-Bit D Flip-Flop


#### **General Description**


The ACT823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The ACT823 offers noninverting outputs and is fully compatible with AMD's Am29823.

#### Features

- Outputs source/sink 24 mA
- TRI-STATE outputs for bus interfacing
- Inputs and outputs are on opposite sides
- ACT823 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) 5962-9161001


#### **Logic Symbols**






Pin Names	Description			
D <sub>0</sub> -D <sub>8</sub>	Data Inputs			
$ \begin{array}{c} D_0 - D_8 \\ O_0 - O_8 \\ \hline OE \end{array} $	Data Outputs			
ŌĒ	Output Enable			
CLR	Clear			
CP	Clock Input			
ĒN	Clock Enable			

#### **Connection Diagrams**





#### **Functional Description**

The ACT823 consists of nine D-type edge-triggered flipflops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable ( $\overline{OE}$ ) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With  $\overline{OE}$ LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the

#### **Function Table**

state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear ( $\overline{\text{CLR}}$ ) and Clock Enable ( $\overline{\text{EN}}$ ) pins. These devices are ideal for parity bus interfacing in high performance systems.

When  $\overline{\text{CLR}}$  is LOW and  $\overline{\text{OE}}$  is LOW, the outputs are LOW. When  $\overline{\text{CLR}}$  is HIGH, data can be entered into the flip-flops. When  $\overline{\text{EN}}$  is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the  $\overline{\text{EN}}$ is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

		Inputs			Internal	Output	Function
OE	CLR	EN	СР	D	Q	0	
Н	Х	L	Ν	L	L	Z	High Z
н	Х	L	Ν	Н	Н	Z	High Z
н	L	Х	Х	Х	L	Z	Clear
L	L	Х	Х	Х	L	L	Clear
н	Н	Н	Х	Х	NC	Z	Hold
L	Н	Н	Х	Х	NC	NC	Hold
н	Н	L	Ν	L	L	Z	Load
н	Н	L	Ν	Н	Н	Z	Load
L	Н	L	Ν	L	L	L	Load
L	Н	L	Ν	Н	Н	н	Load


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance N = LOW-to-HIGH Transition

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

54ACT823

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage (V <sub>CC</sub> )	-0.5V to 7.0V
DC Input Diode Current ( $I_{IK}$ )	
$V_{I} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	–0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current ( $I_{OK}$ )	
$V_{O} = -0.5V$	–20 mA
$V_{\rm O} = V_{\rm CC} + 0.5 V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Voltage (V <sub>O</sub> ) DC Output Source or Sink	-0.5V to V <sub>CC</sub> + 0.5V
	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source or Sink	-0.5V to V <sub>CC</sub> + 0.5V ±50 mA
DC Output Source or Sink Current	
DC Output Source or Sink Current (I <sub>O</sub> )	
DC Output Source or Sink Current $(I_{O})$ DC V <sub>CC</sub> or Ground Current	±50 mA
DC Output Source or Sink Current $(I_{O})$ DC V <sub>CC</sub> or Ground Current per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA ±50 mA

CDIP

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	
ACT	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to $V_{\rm CC}$
Output Voltage (V <sub>O</sub> )	0V to $V_{\rm CC}$
Operating Temperature (T <sub>A</sub> )	
54ACT	–55°C to +125°C
Minimum Input Edge Rate ( $\Delta V/\Delta t$ )	
ACT Devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

### **DC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V)	T <sub>A</sub> = −55°C to +125°C	Units	Conditions
V <sub>IH</sub>	Minimum High Level	4.5	2.0	V	V <sub>OUT</sub> = 0.1V
	Input Voltage	5.5	2.0		or V <sub>CC</sub> –0.1V
V <sub>IL</sub>	Maximum Low Level	4.5	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	4.5	0.8		or V <sub>CC</sub> –0.1V
V <sub>OH</sub>	Minimum High Level Output Voltage	4.5	3.7	V	I <sub>OH</sub> = -24 mA
V <sub>OL</sub>	Maximum Low Level Output Voltage	4.5	0.5	V	I <sub>OL</sub> = 24 mA
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$
l <sub>oz</sub>	Maximum TRI-STATE	5.5	±10.0	μA	$V_{I} = V_{IL}, V_{IH}$
	Current				$V_{O} = V_{CC}, GND$
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
I <sub>OLD</sub>	(Note 3) Minimum	5.5	50	mA	V <sub>OLD</sub> = 1.65V Max
	Dynamic Output	5.5	-50	mA	V <sub>OHD</sub> = 3.85V Min
I <sub>OHD</sub>	Current	0.0	-50		• OHD = 0.00 • WIII
I <sub>CC</sub>	Maximum Quiescent	5.5	160	μA	$V_{IN} = V_{CC}$
	Supply Current				or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

#### **AC Electrical Characteristics**

Symbol	Parameter	V <sub>cc</sub> (V) (Note 4)	T <sub>A</sub> = -55°C to +125°C C <sub>L</sub> = 50 pF		Units	Fig. No.
			Min	Мах		
f <sub>max</sub>	Maximum Clock Frequency	5.0	95		MHz	

175°C

Symbol	Parameter	V <sub>cc</sub> (V) (Note 4)	C <sub>L</sub> = 50 pF			Fig. No.
			Min	Max		
t <sub>PLH</sub>	Propagation Delay	5.0	1.0	12.0	ns	
	CP to O <sub>n</sub>					
t <sub>PHL</sub>	Propagation Delay	5.0	1.0	12.0	ns	
	CP to O <sub>n</sub>					
t <sub>PHL</sub>	Propagation Delay	5.0	1.0	18.0	ns	
	CLR to On					
t <sub>PZH</sub>	Output Enable Time	5.0	1.0	11.5	ns	
	OE to O <sub>n</sub>					
t <sub>PZL</sub>	Output Enable Time	5.0	1.0	12.0	ns	
	$\overline{OE}$ to $O_n$					
t <sub>PHZ</sub>	Output Disable Time	5.0	1.0	13.5	ns	
	OE to O <sub>n</sub>					
t <sub>PLZ</sub>	Output Disable Time	5.0	1.0	12.0	ns	
	$\overline{OE}$ to $O_n$					

Note 4: Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 

## **AC Operating Requirements**

Symbol	Parameter	V <sub>cc</sub> (V) (Note 5)	$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $C_L = 50 \text{ pF}$	Units	Fig.
			Guaranteed Minimum		
t <sub>s</sub>	Setup Time, HIGH or LOW	5.0	4.0	ns	
	D to CP				
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	3.0	ns	
	D <sub>n</sub> to CP				
t <sub>s</sub>	Setup Time, HIGH or LOW	5.0	4.0	ns	
	EN to CP				
t <sub>h</sub>	Hold Time, HIGH or LOW	5.0	3.0	ns	
	EN to CP				
t <sub>w</sub>	CP Pulse Width	5.0	6.0	ns	
	HIGH or LOW				
t <sub>w</sub>	CLR Pulse Width, LOW	5.0	7.5	ns	
t <sub>rec</sub>	CLR to CP	5.0	4.5	ns	
	Recovery Time				


Note 5: Voltage Range 5.0 is 5.0V  $\pm 0.5V$ 


#### Capacitance

Symbol	Parameter	Max	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	4.4	pF	V <sub>CC</sub> = 5.0V

www.national.com







Package Number E28A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.