

August 1998

# 100321

# Low Power 9-Bit Inverter

## **General Description**


The 100321 is a monolithic 9-bit inverter. The device contains nine inverting buffer gates with single input and output. All inputs have 50 k $\Omega$  pull-down resistors.

- 2000V ESD protection
- Pin/function compatible with 100121
- Voltage compensated operating range = -4.2V to -5.7V
- Available to MIL-STD-883

### **Features**

■ 30% power reduction of the 100121

# **Logic Symbol**




Pin Names	Description			
D <sub>1</sub> -D <sub>9</sub>	Data Inputs			
$\overline{O}_1 - \overline{O}_9$	Data Outputs			

# **Connection Diagrams**

24-Pin DIP



### 24-Pin Quad Cerpak



### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Above which the useful life may be impaired

Storage Temperature ( $T_{STG}$ )  $-65^{\circ}C$  to +150 $^{\circ}C$ 

Maximum Junction Temperature  $(T_J)$ 

Ceramic +175°C Plastic +150°C

V<sub>EE</sub> Pin Potential to Ground Pin -7.0V to +0.5V

Input Voltage (DC) V<sub>EE</sub> to +0.5V

Output Current (DC Output HIGH) -50 mA

ESD (Note 2)

# Recommended Operating Conditions

Case Temperature (T<sub>C</sub>)

Military  $-55^{\circ}$ C to +125 $^{\circ}$ C Supply Voltage (V<sub>FF</sub>) -5.7V to -4.2V

≥2000V

Supply Voltage ( $V_{\rm EE}$ ) -5.7V to -4.2VNote 1: Absolute maximum ratings are those values beyond which the de-

vice may be damaged or have its useful life impaired. Functonal operation under these conditions is not implied.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

# **Military Version**

### **DC Electrical Characteristics**

 $V_{EE}$  = -4.2V to -5.7V,  $V_{CC}$  =  $V_{CCA}$  = GND,  $T_{C}$  = -55°C to +125°C

Symbol	Parameter	Min	Max	Units	T <sub>C</sub>	Conditions		Notes	
V <sub>OH</sub>	Output HIGH Voltage	-1025	-870	mV	O°C to				
					+125°C				
		-1085	-870	mV	−55°C	$V_{IN} = V_{IH} (Max)$	Loading with	(Notes 2 4 5)	
V <sub>OL</sub>	Output LOW Voltage	-1830	-1620	mV	0°C to	or V <sub>IL</sub> (Min)	50Ω to -2.0V	(Notes 3, 4, 5)	
					+125°C				
		-1830	-1555	mV	−55°C				
V <sub>OHC</sub>	Output HIGH Voltage	-1035		mV	0°C to				
					+125°C				
		-1085		mV	−55°C	$V_{IN} = V_{IH} (Min)$	Loading with	(Notes 3, 4, 5)	
V <sub>OLC</sub>	Output LOW Voltage		-1610	mV	0°C to	or V <sub>IL</sub> (Max)	50Ω to -2.0V	(Notes 3, 4, 5)	
					+125°C				
			-1555	mV	−55°C				
V <sub>IH</sub>	Input HIGH Voltage	-1165	-870	mV	−55°C to	Guaranteed HIGH Signal		(Notes 3, 4, 5,	
					+125°C	for All Inputs		6)	
V <sub>IL</sub>	Input LOW Voltage	-1830	-1475	mV	−55°C to	Guaranteed LOW Signal for All Inputs		(Notes 3, 4, 5,	
					+125°C			6)	
I <sub>IL</sub>	Input LOW Current	0.50		μA	−55°C to	V <sub>EE</sub> = -4.2V		(Notes 3, 4, 5)	
					+125°C	$V_{IN} = V_{IL}$ (Min)		(Notes 3, 4, 3)	
I <sub>IH</sub>	Input HIGH Current		240	μA	0°C to				
					+125°C	$V_{EE} = -5.7V$		(Notes 3, 4, 5)	
			340	μA	−55°C	$V_{IN} = V_{IH} (Max)$		(Notes 3, 4, 3)	
I <sub>EE</sub>	Power Supply Current	-70	-25	mA	–55°C to	Inputs Open		(Notes 3, 4, 5)	
					+125°C			' /	

Note 3: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.

Note 4: Screen tested 100% on each device at -55°C, +25°C, and +125°C, Subgroups 1, 2, 3, 7, and 8.

Note 5: Sample tested (Method 5005, Table I) on each manufactured lot at -55°C, +25°C and +125°C, Subgroups A1, 2, 3, 7, and 8.

Note 6: Guaranteed by applying specified input condition and testing  $\rm V_{OH}/\rm V_{OL}.$ 

www.national.com

### **AC Electrical Characteristics**

 $V_{EE}$  = -4.2V to -5.7V,  $V_{CC}$  =  $V_{CCA}$  = GND

Symbol	Parameter	T <sub>C</sub> =	–55°C	T <sub>C</sub> =	+25°C	T <sub>C</sub> = 4	⊦125°C	Units	Conditions	Notes
		Min	Max	Min	Max	Min	Max			
t <sub>PLH</sub>	Propagation Delay	0.30	1.80	0.40	1.60	0.40	1.80	ns		(Notes 7, 8, 9, 11)
t <sub>PHL</sub>	Data to Output								Figures 1, 2	
t <sub>TLH</sub>	Transition Time	0.30	1.20	0.30	1.20	0.30	1.20	ns		(Note 10)
t <sub>THL</sub>	20% to 80%, 80% to 20%									

Note 7: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals –55°C), then testing immediately after power-up. This provides "cold start" specs which can be considered a worst case condition at cold temperatures.


Note 8: Screen tested 100% on each device at +25°C temperature only, Subgroup A9.

Note 9: Sample tested (Method 5005, Table I) on each mfg. lot at +25°C, Subgroup A9, and at +125°C and -55°C temperatures, Subgroups A10 and A11.

Note 10: Not tested at +25°C, +125°C, and -55°C temperature (design characterization data).

Note 11: The propagation delay specified is for single output switching. Delays may vary up to 200 ps with multiple outputs switching.

## **Test Circuitry**



#### Notes:

 $V_{CC}$ ,  $V_{CCA}$  = +2V,  $V_{EE}$  = -2.5V L1 and L2 = equal length 50Ω impedance lines  $R_T$  = 50Ω terminator internal to scope Decoupling 0.1 μF from GND to  $V_{CC}$  and  $V_{EE}$  All unused outputs are loaded with 50Ω to GND  $C_L$  = Fixture and stray capacitance  $\le 3$  pF

FIGURE 1. AC Test Circuit

## **Switching Waveforms**





FIGURE 2. Propagation Delay and Transition Times



### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor** Corporation Americas

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 1 80-530 85 86 Fax: +49 (0) 1 80-530 85 86
Email: europe support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Fax: 65-2504466 Email: sea.support@nsc.com

Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

National Semiconductor