



# CMOS ASYNCHRONOUS FIFO

256 x 9, 512 x 9, 1,024 x 9

IDT7200L  
IDT7201LA  
IDT7202LA

## FEATURES:

- First-In/First-Out dual-port memory
- 256 x 9 organization (IDT7200)
- 512 x 9 organization (IDT7201)
- 1,024 x 9 organization (IDT7202)
- Low power consumption
  - Active: 440mW (max.)
  - Power-down: 28mW (max.)
- Ultra high speed—12ns access time
- Asynchronous and simultaneous read and write
- Fully expandable by both word depth and/or bit width
- Pin and functionally compatible with 720X family
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- High-performance CMOS™ technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing #5962-87531, 5962-89666, 5962-89863 and 5962-89536 are listed on this function
- Dual versions available in the TSSOP package. For more information, see IDT7280/7281/7282 data sheet (3208.pdf)
  - IDT7280 = 2 x IDT7200
  - IDT7281 = 2 x IDT7201
  - IDT7282 = 2 x IDT7202
- Industrial temperature range (–40°C to +85°C) is available (plastic packages only)

## DESCRIPTION:


The IDT7200/7201/7202 are dual-port memories that load and empty data on a first-in/first-out basis. The devices use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write ( $\bar{W}$ ) and Read ( $\bar{R}$ ) pins.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. It also features a Retransmit ( $\bar{RT}$ ) capability that allows for reset of the read pointer to its initial position when  $\bar{RT}$  is pulsed LOW to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.


These FIFOs are fabricated using IDT's high-speed CMOS technology. They are designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

## FUNCTIONAL BLOCK DIAGRAM




DECEMBER 1998

**PIN CONFIGURATIONS**



2679 drw 02a



2679 drw 02b

Package Type	Reference Identifier	Order Code
PLASTIC DIP <sup>(1)</sup>	P28-1	P
PLASTIC THIN DIP	P28-2	TP
CERDIP <sup>(1)</sup>	D28-1	D
THIN CERDIP	D28-3	TD
SOIC	SO28-3	SO
CERPACK <sup>(1)</sup>	E28-2	XE

TOP VIEW

Package Type	Reference Identifier	Order Code
LCC <sup>(1)</sup>	L32-1	L
PLCC	J32-1	J

TOP VIEW

**NOTE:**

1. The 600-mil-wide DIP (P28-1 and D28-1), CERPACK and LCC are not available for the IDT7200.

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Rating	Com'l & Ind'l	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TSTG	Storage Temperature	-55 to +125	-65 to +155	°C
IOUT	DC Output Current	-50 to +50	-50 to +50	mA

**NOTE:**

2679 tbl 01

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage Commercial/Industrial/Military	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Commercial/Industrial	2.0	—	—	V
V <sub>IH</sub> <sup>(1)</sup>	Input High Voltage Military	2.2	—	—	V
V <sub>IL</sub> <sup>(2)</sup>	Input Low Voltage Commercial/Industrial/Military	—	—	0.8	V
TA	Operating Temperature Commercial	0	—	70	°C
TA	Operating Temperature Industrial	-40	—	85	°C
TA	Operating Temperature Military	-55	—	125	°C

**NOTES:**

2679 tbl 03

- For RT/RS/XI input, V<sub>IH</sub> = 2.6V (commercial).  
For RT/RS/XI input, V<sub>IH</sub> = 2.8V (military).
- 1.5V undershoots are allowed for 10ns once per cycle.

### DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = 5V ± 10%, TA = 0°C to +70°C; Industrial: Vcc = 5V ± 10%, TA = -40°C to +85°C; Military: Vcc = 5V ± 10%, TA = -55°C to +125°C)

Symbol	Parameter	IDT7200L IDT7201LA IDT7202LA Com'l & Ind'l <sup>(1)</sup> t <sub>A</sub> = 12, 15, 20, 25, 35, 50 ns		IDT7200L IDT7201LA IDT7202LA Military t <sub>A</sub> = 20, 30, 40, 50, 65, 80, 120 ns		Unit
		Min.	Max.	Min.	Max.	
I <sub>L</sub> <sup>(2)</sup>	Input Leakage Current (Any Input)	-1	1	-10	10	μA
I <sub>O</sub> <sup>(3)</sup>	Output Leakage Current	-10	10	-10	10	μA
V <sub>OH</sub>	Output Logic "1" Voltage I <sub>OH</sub> = -2mA	2.4	—	2.4	—	V
V <sub>OL</sub>	Output Logic "0" Voltage I <sub>OL</sub> = 8mA	—	0.4	—	0.4	V
I <sub>CC1</sub> <sup>(4,5,6)</sup>	Active Power Supply Current	—	80	—	100	mA
I <sub>CC2</sub> <sup>(4,7)</sup>	Standby Current ( $\overline{R}=\overline{W}=\overline{RS}=\overline{FL}/\overline{RT}=V_{IH}$ )	—	5	—	15	mA

2679 tbl 05

**NOTES:**

1. Industrial temperature range product for the 25 ns speed grade is available as a standard device. All other speed grades are available by special order.
2. Measurements with 0.4 ≤ V<sub>IN</sub> ≤ V<sub>CC</sub>.
3. R ≥ V<sub>IH</sub>, 0.4 ≤ V<sub>OUT</sub> ≤ V<sub>CC</sub>.
4. Tested with outputs open (I<sub>OUT</sub> = 0).
5. Tested at f = 20 MHz.
6. Typical I<sub>CC1</sub> = 15 + 2\*fs + 0.02\*CL\*fs (in mA) with V<sub>CC</sub> = 5V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
7. All Inputs = V<sub>CC</sub> - 0.2V or GND + 0.2V.

### CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**NOTE:**


1. Characterized values, not currently tested.

2679 tbl 02

### AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2679 tbl 08



2679 drw 03

or equivalent circuit  
**Figure 1. Output Load**

\* Includes scope and jig capacitances.

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**(Commercial: V<sub>CC</sub>=5V±10%, T<sub>A</sub>=0°C to +70°C; Industrial: V<sub>CC</sub>=5V±10%, T<sub>A</sub>=-40°C to +85°C; Military: V<sub>CC</sub>=5V±10%, T<sub>A</sub>=-55°C to +125°C)

Symbol	Parameter	Commercial				Com'l & Mil.		Com'l & Ind <sup>(2)</sup>		Military		Com'l		Unit
		7200L12 7201LA12 7202LA12		7200L15 7201LA15 7202LA15		7200L20 7201LA20 7202LA20		7200L25 7201LA25 7202LA25		7200L30 7201LA30 7202LA30		7200L35 7201LA35 7202LA35		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>S</sub>	Shift Frequency	—	50	—	40	—	33.3	—	28.5	—	25	—	22.2	MHz
t <sub>RC</sub>	Read Cycle Time	20	—	25	—	30	—	35	—	40	—	45	—	ns
t <sub>A</sub>	Access Time	—	12	—	15	—	20	—	25	—	30	—	35	ns
t <sub>RR</sub>	Read Recovery Time	8	—	10	—	10	—	10	—	10	—	10	—	ns
t <sub>RPW</sub>	Read Pulse Width <sup>(3)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>RLZ</sub>	Read Pulse Low to Data Bus at Low Z <sup>(4)</sup>	3	—	3	—	3	—	3	—	3	—	3	—	ns
t <sub>WLZ</sub>	Write Pulse High to Data Bus at Low Z <sup>(4,5)</sup>	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>DV</sub>	Data Valid from Read Pulse High	5	—	5	—	5	—	5	—	5	—	5	—	ns
t <sub>RHZ</sub>	Read Pulse High to Data Bus at High Z <sup>(4)</sup>	—	12	—	15	—	15	—	18	—	20	—	20	ns
t <sub>WC</sub>	Write Cycle Time	20	—	25	—	30	—	35	—	40	—	45	—	ns
t <sub>WPW</sub>	Write Pulse Width <sup>(3)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>WR</sub>	Write Recovery Time	8	—	10	—	10	—	10	—	10	—	10	—	ns
t <sub>DS</sub>	Data Set-up Time	9	—	11	—	12	—	15	—	18	—	18	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t <sub>RSC</sub>	Reset Cycle Time	20	—	25	—	30	—	35	—	40	—	45	—	ns
t <sub>RS</sub>	Reset Pulse Width <sup>(3)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>RSS</sub>	Reset Set-up Time <sup>(4)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>RSR</sub>	Reset Recovery Time	8	—	10	—	10	—	10	—	10	—	10	—	ns
t <sub>RTC</sub>	Retransmit Cycle Time	20	—	25	—	30	—	35	—	40	—	45	—	ns
t <sub>RT</sub>	Retransmit Pulse Width <sup>(3)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>RTS</sub>	Retransmit Set-up Time <sup>(4)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>RTR</sub>	Retransmit Recovery Time	8	—	10	—	10	—	10	—	10	—	10	—	ns
t <sub>EFL</sub>	Reset to Empty Flag Low	—	12	—	25	—	30	—	35	—	40	—	45	ns
t <sub>HFH,FFH</sub>	Reset to Half-Full and Full Flag High	—	17	—	25	—	30	—	35	—	40	—	45	ns
t <sub>RTF</sub>	Retransmit Low to Flags Valid	—	20	—	25	—	30	—	35	—	40	—	45	ns
t <sub>REF</sub>	Read Low to Empty Flag Low	—	12	—	15	—	20	—	25	—	30	—	30	ns
t <sub>RFF</sub>	Read High to Full Flag High	—	14	—	15	—	20	—	25	—	30	—	30	ns
t <sub>RPE</sub>	Read Pulse Width after $\overline{EF}$ High	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>WEF</sub>	Write High to Empty Flag High	—	12	—	15	—	20	—	25	—	30	—	30	ns
t <sub>WFF</sub>	Write Low to Full Flag Low	—	14	—	15	—	20	—	25	—	30	—	30	ns
t <sub>WHF</sub>	Write Low to Half-Full Flag Low	—	17	—	25	—	30	—	35	—	40	—	45	ns
t <sub>RHF</sub>	Read High to Half-Full Flag High	—	17	—	25	—	30	—	35	—	40	—	45	ns
t <sub>WPF</sub>	Write Pulse Width after $\overline{FF}$ High	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>XOL</sub>	Read/Write to $\overline{XO}$ Low	—	12	—	15	—	20	—	25	—	30	—	35	ns
t <sub>XOH</sub>	Read/Write to $\overline{XO}$ High	—	12	—	15	—	20	—	25	—	30	—	35	ns
t <sub>XI</sub>	$\overline{XI}$ Pulse Width <sup>(3)</sup>	12	—	15	—	20	—	25	—	30	—	35	—	ns
t <sub>XIR</sub>	$\overline{XI}$ Recovery Time	8	—	10	—	10	—	10	—	10	—	10	—	ns
t <sub>XIS</sub>	$\overline{XI}$ Set-up Time	8	—	10	—	10	—	10	—	10	—	10	—	ns

**NOTES:**

1. Timings referenced as in AC Test Conditions.
2. Industrial temperature range is available by special order for speed grades faster than 25ns.
3. Pulse widths less than minimum value are not allowed.
4. Values guaranteed by design, not currently tested.
5. Only applies to read data flow-through mode.

2679 tbl 06

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued)**

(Commercial: VCC=5V±10%, TA=0°C to +70°C; Industrial: VCC=5V±10%, TA=-40°C to +85°C; Military: VCC=5V±10%, TA=-55°C to +125°C)

Symbol	Parameter	Military		Com'l & Mil.		Military <sup>(2)</sup>						Unit
		7200L40 7201LA40 7202LA40		7200L50 7201LA50 7202LA50		7200L65 7201LA65 7202LA65		7200L80 7201LA80 7202LA80		7200L120 7201LA120 7202LA120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>S</sub>	Shift Frequency	—	20	—	15	—	12.5	—	10	—	7	MHz
t <sub>RC</sub>	Read Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t <sub>A</sub>	Access Time	—	40	—	50	—	65	—	80	—	120	ns
t <sub>RR</sub>	Read Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t <sub>RPW</sub>	Read Pulse Width <sup>(3)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>RLZ</sub>	Read Pulse Low to Data Bus at Low Z <sup>(4)</sup>	3	—	3	—	3	—	3	—	3	—	ns
t <sub>WLZ</sub>	Write Pulse High to Data Bus at Low Z <sup>(4, 5)</sup>	5	—	5	—	5	—	5	—	5	—	ns
t <sub>DV</sub>	Data Valid from Read Pulse High	5	—	5	—	5	—	5	—	5	—	ns
t <sub>RHZ</sub>	Read Pulse High to Data Bus at High Z <sup>(4)</sup>	—	25	—	30	—	30	—	30	—	35	ns
t <sub>WC</sub>	Write Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t <sub>WPW</sub>	Write Pulse Width <sup>(3)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>WR</sub>	Write Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t <sub>DS</sub>	Data Set-up Time	20	—	30	—	30	—	40	—	40	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	5	—	10	—	10	—	10	—	ns
t <sub>RSC</sub>	Reset Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t <sub>RS</sub>	Reset Pulse Width <sup>(3)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>RSS</sub>	Reset Set-up Time <sup>(4)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>RSR</sub>	Reset Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t <sub>RTC</sub>	Retransmit Cycle Time	50	—	65	—	80	—	100	—	140	—	ns
t <sub>RT</sub>	Retransmit Pulse Width <sup>(3)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>RTS</sub>	Retransmit Set-up Time <sup>(4)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10	—	15	—	15	—	20	—	20	—	ns
t <sub>EFL</sub>	Reset to Empty Flag Low	—	50	—	65	—	80	—	100	—	140	ns
t <sub>HFH,FFH</sub>	Reset to Half-Full and Full Flag High	—	50	—	65	—	80	—	100	—	140	ns
t <sub>RLF</sub>	Retransmit Low to Flags Valid	—	50	—	65	—	80	—	100	—	140	ns
t <sub>REF</sub>	Read Low to Empty Flag Low	—	30	—	45	—	60	—	60	—	60	ns
t <sub>RFF</sub>	Read High to Full Flag High	—	35	—	45	—	60	—	60	—	60	ns
t <sub>RPE</sub>	Read Pulse Width after $\overline{EF}$ High	40	—	50	—	65	—	80	—	120	—	ns
t <sub>WEF</sub>	Write High to Empty Flag High	—	35	—	45	—	60	—	60	—	60	ns
t <sub>WFF</sub>	Write Low to Full Flag Low	—	35	—	45	—	60	—	60	—	60	ns
t <sub>WHF</sub>	Write Low to Half-Full Flag Low	—	50	—	65	—	80	—	100	—	140	ns
t <sub>RHF</sub>	Read High to Half-Full Flag High	—	50	—	65	—	80	—	100	—	140	ns
t <sub>WPF</sub>	Write Pulse Width after $\overline{FF}$ High	40	—	50	—	65	—	80	—	120	—	ns
t <sub>XOL</sub>	Read/Write to $\overline{XO}$ Low	—	40	—	50	—	65	—	80	—	120	ns
t <sub>XOH</sub>	Read/Write to $\overline{XO}$ High	—	40	—	50	—	65	—	80	—	120	ns
t <sub>XI</sub>	$\overline{XI}$ Pulse Width <sup>(3)</sup>	40	—	50	—	65	—	80	—	120	—	ns
t <sub>XIR</sub>	$\overline{XI}$ Recovery Time	10	—	10	—	10	—	10	—	10	—	ns
t <sub>XIS</sub>	$\overline{XI}$ Set-up Time	10	—	15	—	15	—	15	—	15	—	ns

**NOTES:**

1. Timings referenced as in AC Test Conditions
2. Speed grades 65, 80 and 120 not available in the CERPACK
3. Pulse widths less than minimum value are not allowed.
4. Values guaranteed by design, not currently tested.
5. Only applies to read data flow-through mode.

2679 tbl 07

## SIGNAL DESCRIPTIONS

### INPUTS:

#### DATA IN (D<sub>0</sub> – D<sub>8</sub>)

Data inputs for 9-bit wide data.

### CONTROLS:

#### RESET ( $\overline{RS}$ )

Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. **Both the Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) inputs must be in the HIGH state during the window shown in Figure 2, (i.e., t<sub>RS</sub> before the rising edge of  $\overline{RS}$ ) and should not change until t<sub>RSR</sub> after the rising edge of  $\overline{RS}$ . Half-Full Flag ( $\overline{HF}$ ) will be reset to HIGH after Reset ( $\overline{RS}$ ).**

#### WRITE ENABLE ( $\overline{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set to LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go HIGH after t<sub>RFH</sub>, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

#### READ ENABLE ( $\overline{R}$ )

A read cycle is initiated on the falling edge of the Read Enable ( $\overline{R}$ ) provided the Empty Flag ( $\overline{EF}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable ( $\overline{R}$ ) goes HIGH, the Data Outputs (Q<sub>0</sub> – Q<sub>8</sub>) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag ( $\overline{EF}$ ) will go LOW, allowing the “final” read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag ( $\overline{EF}$ ) will go HIGH after t<sub>WEF</sub> and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{R}$  so external changes in  $\overline{R}$  will not affect the FIFO when it is empty.

#### FIRST LOAD/RETRANSMIT ( $\overline{FL/RT}$ )

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single

Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In ( $\overline{XI}$ ).

The IDT7200/7201A/7202A can be made to retransmit data when the Retransmit Enable control ( $\overline{RT}$ ) input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) must be in the HIGH state during retransmit. This feature is useful when less than 256/512/1,024 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag ( $\overline{HF}$ ), depending on the relative locations of the read and write pointers.

#### EXPANSION IN ( $\overline{XI}$ )

This input is a dual-purpose pin. Expansion In ( $\overline{XI}$ ) is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device in the Depth Expansion or Daisy Chain Mode.

### OUTPUTS:

#### FULL FLAG ( $\overline{FF}$ )

The Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{RS}$ ), the Full-Flag ( $\overline{FF}$ ) will go LOW after 256 writes for IDT7200, 512 writes for the IDT7201A and 1,024 writes for the IDT7202A.

#### EMPTY FLAG ( $\overline{EF}$ )

The Empty Flag ( $\overline{EF}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

#### EXPANSION OUT/HALF-FULL FLAG ( $\overline{XO/HF}$ )


This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{HF}$ ) will be set LOW and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag ( $\overline{HF}$ ) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

#### DATA OUTPUTS (Q<sub>0</sub> – Q<sub>8</sub>)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read ( $\overline{R}$ ) is in a HIGH state.



**NOTES:**

1. EF, FF, HF may change status during Reset, but flags will be valid at tRSC.
2. W and R = V<sub>IH</sub> around the rising edge of RS.

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation








Figure 4. Full Flag From Last Write to First Read








Figure 9. Half-Full Flag Timing

2679 drw 11




Figure 10. Expansion Out

2679 drw 12




Figure 11. Expansion In

2679 drw 13

**OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

**SINGLE DEVICE MODE**

A single IDT7200/7201A/7202A may be used when the application requirements are for 256/512/1,024 words or less. These devices are in a Single Device Configuration when the Expansion In ( $\overline{XI}$ ) control input is grounded (see Figure 12).

**DEPTH EXPANSION**

The IDT7200/7201A/7202A can easily be adapted to applications when the requirements are for greater than 256/512/1,024 words. Figure 14 demonstrates Depth Expansion using three IDT7200/7201A/7202As. Any

depth can be attained by adding additional IDT7200/7201A/7202As. These FIFOs operate in the Depth Expansion mode when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{FL}$ ) control input.
2. All other devices must have  $\overline{FL}$  in the HIGH state.
3. The Expansion Out ( $\overline{XO}$ ) pin of each device must be tied to the Expansion In ( $\overline{XI}$ ) pin of the next device. See Figure 14.
4. External logic is needed to generate a composite Full Flag ( $\overline{FF}$ ) and Empty Flag ( $\overline{EF}$ ). This requires the ORing of all  $\overline{EF}$ s and ORing of all  $\overline{FF}$ s (i.e. all must be set to generate the correct composite  $\overline{FF}$  or  $\overline{EF}$ ). See Figure 14.
5. The Retransmit ( $\overline{RT}$ ) function and Half-Full Flag ( $\overline{HF}$ ) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading FIFOs or FIFO Modules*.

**USAGE MODES:**

**WIDTH EXPANSION**

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{EF}$ ,  $\overline{FF}$  and  $\overline{HF}$ ) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7200/7201A/7202As. Any word width can be attained by adding additional IDT7200/7201A/7202As (Figure 13).

**BIDIRECTIONAL OPERATION**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7200/7201A/7202As as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

**DATA FLOW-THROUGH**

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17),

the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in  $(t_{WEF} + t_A)$  ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after  $t_{RHZ}$  ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

**COMPOUND EXPANSION**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 256 x 9, 512 x 9, 1,024 x 9 FIFO




Figure 13. Block Diagram of 256 x 18, 512 x 18, 1,024 x 18 FIFO Memory Used in Width Expansion Mode

**TABLE I—RESET AND RETRANSMIT**

Single Device Configuration/Width Expansion Mode

Mode	Inputs			Internal Status		Outputs		
	$\overline{RS}$	$\overline{RT}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$	$\overline{HF}$
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment <sup>(1)</sup>	Increment <sup>(1)</sup>	X	X	X

NOTE:

1. Pointer will increment if flag is HIGH.

2679 tbl 09

**TABLE II—RESET AND FIRST LOAD TRUTH TABLE**


Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs	
	$\overline{RS}$	$\overline{FL}$	$\overline{XI}$	Read Pointer	Write Pointer	$\overline{EF}$	$\overline{FF}$
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTE:


1.  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device. See Figure 14.  $\overline{RS}$  = Reset Input,  $\overline{FL}/\overline{RT}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output

2679 tbl 10



2679 drw 16

Figure 14. Block Diagram of 768 x 9, 1,536 x 9, 3,072 x 9 FIFO Memory (Depth Expansion)



**NOTES:**

1. For depth expansion block see section on Depth Expansion and Figure 14.
2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Mode





Figure 17. Read Data Flow-Through Mode



2679 drw 20

Figure 18. Write Data Flow-Through Mode

## ORDERING INFORMATION

IDT	XXXX	X	XXX	X	X
Device Type	Power	Speed	Package	Process/ Temperature Range	

				Blank I <sup>(1)</sup>	Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B		
				P	Plastic DIP	P28-1	(7201 & 7202 Only)
				TP	Plastic Thin DIP	P28-2	
				D	CERDIP	D28-1	(7201 & 7202 Only)
				TD	Thin CERDIP	D28-3	
				J	Plastic Leaded Chip Carrier	PLCC J32-1	
				SO	SOIC	SO28-3	
				L	Leadless Chip Carrier	LCC L32-1	(7201 & 7202 Only)
				XE	GERPACK	E28-2	(7201 & 7202 Only)
				12	Commercial Only	} Access Time (tA) Speed in Nanoseconds	
				15	Commercial Only		
				20	Commercial and Military		
				25	Commercial and Industrial		
				30	Military Only		
				35	Commercial Only		
				40	Military Only		
				50	Commercial and Military		
				65	} Military only-- except XE package		
				80			
				120			
				LA <sup>(2)</sup>	Low Power		
				7200	256 x 9-Bit FIFO	} See 7280/7281/7282 data sheet for details (3208.pdf)	
				7201	512 x 9-Bit FIFO		
				7202	1,024 x 9-Bit FIFO		
				7280	256 x 9-Bit DUAL FIFO		
				7281	512 x 9-Bit DUAL FIFO		
				7282	1,024 x 9-Bit DUAL FIFO		

### NOTES:

- Industrial temperature range is available for plastic packages by special order for speed grades faster than 25ns.
- "A" to be included for 7201 and 7202 ordering part number.

2679 drw 21



2975 Stender Way  
Santa Clara, CA 95054

800-345-7015  
fax: 408-492-8674  
www.idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.