

64-Macrocell MAX® EPLD

Features


- 64 MAX macrocells in 4 LABs
- · 8 dedicated inputs, 24 bidirectional I/O pins
- Programmable interconnect array
- 0.8-micron double-metal CMOS EPROM technology (CY7C343)
- Advanced 0.65-micron CMOS technology to increase performance (CY7C343B)
- · Available in 44-pin HLCC, PLCC
- Lowest power MAX device

Functional Description

The CY7C343/CY7C343B is a high-performance, high-density erasable programmable logic device, available in 44-pin PLCC and HLCC packages.

The CY7C343/CY7C343B contains 64 highly flexible macrocells and 128 expander product terms. These resources are divided into four Logic Array Blocks (LABs) connected through the Programmable Inter-connect Array (PIA). There are 8 input pins, one that doubles as a clock pin when needed. The CY7C343/CY7C343B also has 28 I/O pins, each connected to a macrocell (6 for LABs A and C, and 8 for LABs B and D). The remaining 36 macrocells are used for embedded logic.

The CY7C343/CY7C343B is excellent for a wide range of both synchronous and asynchronous applications.



MAX is a registered trademark of Altera Corporation.

Warp2 and Warp3 are registered trademarks of Cypress Semiconductor Corporation.

Warp2Sim is a trademark of Cypress Semiconductor Corporation.




Selection Guide

		7C343-12 7C343B-12	7C343-15 7C343B-15	7C343-20 7C343B-20	7C343-25 7C343B-25	7C343-30 7C343B-30	7C343-35 7C343B-35
Maximum Access Time (ns)		12	15	20	25	30	35
Maximum Operating	Commercial	135	135	135	135	135	135
Current (mA)	Military		225	225	225	225	225
	Industrial	225	225	225	225	225	225
Maximum Standby	Commercial	125	125	125	125	125	125
Current (mA)	Military		200	200	200	200	200
	Industrial	200	200	200	200	200	200

Shaded area contains preliminary information.

Pin Configuration



Maximum Ratings

DC Program Voltage	13.0V
Static Discharge Voltage	. >1100V
(per MIL-STD-883, method 3015)	

Operating Range

Range	Ambient Temperature	V _{cc}
Commercial	0°C to +70°C	5V ±5%
Industrial	-40°C to +85°C	5V ±10%
Military	-55°C to +125°C (Case)	5V ±10%

Note:

 Minimum DC input is –0.3V. During transitions, the inputs may undershoot to –2.0V for periods less than 20 ns.




Electrical Characteristics Over the Operating Range^[2]


Parameter	Description	Test Conditi	ons	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8 mA		0.45	V	
V _{IH}	Input HIGH Level			2.2	V _{CC} +0.3	V
V _{IL}	Input LOW Level					
I _{IX}	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	μΑ
I _{OZ}	Output Leakage Current	$V_O = V_{CC}$ or GND	-40	+40	μΑ	
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.5V^{[3, 4]}$	-30	-90	mA	
I _{CC1}	Power Supply Current	$V_I = V_{CC}$ or GND	Commercial		125	mA
	(Standby)	(No Load)	Military/Industrial		200	mA
I _{CC2}	Power Supply Current ^[5]	$V_I = V_{CC}$ or GND (No Load) $f = 1.0 \text{ MHz}^{[4, 5]}$	Commercial		135	mA
		f = 1.0 MHz ^[4, 5]	Military/Industrial		225	mA
t _R	Recommended Input Rise Time				100	ns
t _F	Recommended Input Fall Time				100	ns

Capacitance^[6]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2V, f = 1.0 MHz	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V, f = 1.0 MHz	10	pF

AC Test Loads and Waveforms^[6]





THÉVENIN EQUIVALENT(commercial/military) Equivalent to: 163Ω

> **OUTPUT ⊸** 1.75V

Notes:

- Typical values are for $T_A = 25^{\circ}C$ and $V_{CC} = 5V$. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $V_{OUT} = 0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- Guaranteed but not 100% tested.
- Measured with device programmed as a 16-bit counter in each LAB. This parameter is tested periodically by sampling production material.
- Part (a) in AC Test Load and Waveforms is used for all parameters except t_{ER} and t_{XZ} , which is used for part (b) in AC Test Load and Waveforms. All external timing parameters are measured referenced to external pins of the device.



Programmable Interconnect Array

The Programmable Interconnect Array (PIA) solves interconnect limitations by routing only the signals needed by each logic array block. The inputs to the PIA are the outputs of every macrocell within the device and the I/O pin feedback of every pin on the device.

Unlike masked or programmable gate arrays, which induce variable delay dependent on routing, the PIA has a fixed delay. This eliminates undesired skews among logic signals, which may cause glitches in internal or external logic. The fixed delay, regardless of programmable interconnect array configuration, simplifies design by ensuring that internal signal skews or races are avoided. The result is simpler design implementation, often in a single pass, without the multiple internal logic placement and routing iterations required for a programmable gate array to achieve design timing objectives.

Timing Delays

Timing delays within the CY7C343/CY7C343B may be easily determined using *Warp2®*, *Warp2*SimTM, or *Warp3®* software or by the model shown in *Figure 1*. The CY7C343/CY7C343B has fixed internal delays, allowing the user to determine the worst case timing delays for any design. For complete timing information, the *Warp3* software provides a timing simulator.

Design Recommendations

Operation of the devices described herein with conditions above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure to absolute maximum ratings conditions for extended periods of time may affect device reliability. The CY7C343/CY7C343B contains circuitry to protect device pins from high static voltages or electric fields; however, normal precautions should be taken to avoid applying any voltage higher than maximum rated voltages.

For proper operation, input and output pins must be constrained to the range GND \leq (V_{IN} or V_{OUT}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic level (either V_{CC} or GND). Each set of V_{CC} and GND pins must be connected together directly at the device. Power supply decoupling capacitors of at least 0.2 μF must be connected between V_{CC} and GND. For the most effective decoupling, each V_{CC} pin should be separately decoupled to GND, directly at the device. Decoupling capacitors should have good frequency response, such as monolithic ceramic types.

Timing Considerations

Unless otherwise stated, propagation delays do not include expanders. When using expanders, add the maximum expander delay t_{EXP} to the overall delay. Similarly, there is an additional t_{PIA} delay for an input from an I/O pin when compared to a signal from a straight input pin.

When calculating synchronous frequencies, use t_{S1} if all inputs are on the input pins. t_{S2} should be used if data is applied at an I/O pin. If t_{S2} is greater than t_{CO1} , $1/t_{S2}$ becomes the limiting frequency in the data path mode unless $1/(t_{WH} + t_{WL})$ is less than $1/t_{S2}$.

When expander logic is used in the data path, add the appropriate maximum expander delay, $t_{\rm EXP}$ to $t_{\rm S1}$. Determine which of $1/(t_{\rm WH}+t_{\rm WL})$, $1/t_{\rm CO1}$, or $1/(t_{\rm EXP}+t_{\rm S1})$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the synchronous configuration.

When calculating external asynchronous frequencies, use t_{AS1} if all inputs are on dedicated input pins. If any data is applied to an I/O pin, t_{AS2} must be used as the required set-up time. If $(t_{AS2}+t_{AH})$ is greater than t_{ACO1} , $1/(t_{AS2}+t_{AH})$ becomes the limiting frequency in the data path mode unless $1/(t_{AWH}+t_{AH})$ is less than $1/(t_{AS2}+t_{AH})$.

When expander logic is used in the data path, add the appropriate maximum expander delay, $t_{\rm EXP}$ to $t_{\rm AS1}$. Determine which of $1/(t_{\rm AWH}+t_{\rm AWL})$, $1/t_{\rm ACO1}$, or $1/(t_{\rm EXP}+t_{\rm AS1})$ is the lowest frequency. The lowest of these frequencies is the maximum data path frequency for the asynchronous configuration.

The parameter t_{OH} indicates the system compatibility of this device when driving other synchronous logic with positive input hold times, which is controlled by the same synchronous clock. If t_{OH} is greater than the minimum required input hold time of the subsequent synchronous logic, then the devices are guaranteed to function properly with a common synchronous clock under worst-case environmental and supply voltage conditions.

The parameter t_{AOH} indicates the system compatibility of this device when driving subsequent registered logic with a positive hold time and using the same clock as the CY7C343/CY7C343B.

In general, if t_{AOH} is greater than the minimum required input hold time of the subsequent logic (synchronous or asynchronous), then the devices are guaranteed to function properly under worst-case environmental and supply voltage conditions, provided the clock signal source is the same. This also applies if expander logic is used in the clock signal path of the driving device, but not for the driven device. This is due to the expander logic in the second device's clock signal path adding an additional delay ($t_{\rm EXP}$), causing the output data from the preceding device to change prior to the arrival of the clock signal at the following device's register.




Figure 1. CY7C343/CY7C343B Internal Timing Model



$\textbf{External Synchronous Switching Characteristics}^{[6]} \ \text{Over Operating Range}$

				43-12 I3B-12		43-15 3B-15		43-20 3B-20	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PD1}	Dedicated Input to Combinatorial	Com'l /Ind		12		15		20	ns
	Output Delay ^[7]	Mil				15		20	
t _{PD2}	I/O Input to Combinatorial Output	Com'l /Ind		20		25		32	ns
	Delay ^[8]	Mil				25		32	
t _{PD3}	Dedicated Input to Combinatorial	Com'l /Ind		18		23		30	ns
	Output Delay with Expander Delay ^[9]	Mil				23		30	
t _{PD4}	I/O Input to Combinatorial Output	Com'l /Ind		26		33		42	ns
	Delay with Expander Delay ^[4, 10]					33		42	
t _{EA}	Input to Output Enable Delay ^[4, 7]	Com'l /Ind		12		15		20	ns
		Mil				15		20	
t _{ER}	Input to Output Disable Delay ^[4, 7]	Com'l /Ind		12		15		20	ns
		Mil				15		20	
t _{CO1}	Synchronous Clock Input to Output	Com'l /Ind		6		7		12	ns
	Delay	Mil				7		12	
t _{CO2}	Synchronous Clock to Local Feedback	Com'l /Ind		14		17		25	ns
	to Combinatorial Output ^[4, 11]	Mil				17			
t _{S1}	Dedicated Input or Feedback Set-Up	Com'l /Ind	8		10		12		ns
	Time to Synchronous Clock Input ^[7]	Mil			10				
t _{S2}	I/O Input Set-Up Time to Synchronous Clock Input ^[7, 12]	Com'l /Ind	16		20		24		ns
	Clock Input ^[7, 12]	Mil			20		24		
t _H	Input Hold Time from Synchronous	Com'l /Ind	0		0		0		ns
	Clock Input ^[7]	Mil			0		0		
t _{WH}	Synchronous Clock Input HIGH Time	Com'l /Ind	4.5		5		6		ns
		Mil			5		6		
t _{WL}	Synchronous Clock Input LOW Time	Com'l /Ind	4.5		5		6		ns
		Mil			5		6		
t _{RW}	Asynchronous Clear Width ^[4, 7]	Com'l /Ind	12		15		20		ns
		Mil			15		20		
t _{RR}	Asynchronous Clear Recovery	Com'l /Ind	12		15		20		ns
	Time ^[4, 7]	Mil			15		20		
t _{RO}	Asynchronous Clear to Registered	Com'l /Ind		12		15		20	ns
	Output Delay ^[7]	Mil				15		20	
t _{PR}	Asynchronous Preset Recovery	Com'l /Ind	12		15		20		ns
	Time ^[4, 7]	Mil			15		20		
t _{PO}	Asynchronous Preset to Registered	Com'l /Ind		12		15		20	ns
	Output Delay ^[7]	Mil				15		20	



External Synchronous Switching Characteristics [6] Over Operating Range (continued)

				43-12 3B-12		43-15 3B-15	7C343-20 7C343B-20		Unit
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.		
t _{CF}	Synchronous Clock to Local Feed-	Com'l /Ind		3		3		3	ns
	back Input ^[4, 13]	Mil				3		3	
t _P	External Synchronous Clock Period	Com'l /Ind	9		10		12		ns
	(1/f _{MAX3}) ^[4]	Mil			10		12		
f _{MAX1}	External Maximum Frequency	Com'l /Ind	71.4		58.8		41.6		MHz
	$(1/(t_{CO1} + t_{S1}))^{[4, 14]}$	Mil			58.8		41.6		
f _{MAX2}	Internal Local Feedback Maximum Frequency, lesser of $(1/(t_{S1} + t_{CF}))$ or $(1/t_{CO1})^{[4, 15]}$	Com'l /Ind	90.9		76.9		66.6		MHz
		Mil			76.9		66.6		
f _{MAX3}	Data Path Maximum Frequency, least	Com'l /Ind	111.1		100		83.3		MHz
	of $1/(t_{WL} + t_{WH})$, $1/(t_{S1} + t_{H})$, or $(1/t_{CO1})^{[4, 16]}$	Mil			100		83.3		
f _{MAX4}	Maximum Register Toggle Frequency $(1/(t_{WL}+t_{WH}))^{[4, 17]}$	Com'l /Ind	111.1		100		83.3		MHz
	(1/(t _{WL} +t _{WH})) ^[, 1/]	Mil			100		83.3		
t _{OH}	Output Data Stable Time from Synchronous Clock Input ^[4, 18]	Com'l /Ind	3		3		3		ns
	chronous Clock Input ^[4, 18]	Mil			3		3		
t _{PW}	Asynchronous Preset Width ^[4, 7]	Com'l /Ind	12		15		20		ns
	Asyllotiolous Fleset Width	Mil			15		20		

Shaded area contains preliminary information.

Notes:

- This specification is a measure of the delay from input signal applied to a dedicated input (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to combinatorial output on any output pin. This delay assumes no expander terms are used to form the logic function. When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs expánder logic. If an input signal is applied to an I/O pin, an additional delay equal to tpla should be added to the comparable delay for a dedicated input. If expanders are used, add the maximum expander delay text to the overall delay for the comparable delay without expanders.
- This specification is a measure of the delay from input signal applied to an I/O macrocell pin to any output. This delay assumes no expander terms are used to form the logic function.

 This specification is a measure of the delay from an input signal applied to a dedicated input (44-pin PLCC input pin 9, 11, 12, 13, 31, 33, 34, or 35) to
- combinatorial output on any output pin. This delay assumes expander terms are used to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.

 This specification is a measure of the delay from an input signal applied to an I/O macrocell pin to any output. This delay assumes expander terms are used
- to form the logic function and includes the worst-case expander logic delay for one pass through the expander logic. This parameter is tested periodically by sampling production material.
- sampling production material.

 This specification is a measure of the delay from synchronous register clock to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used, register is synchronously clocked and all feedback is within the same LAB. This parameter is tested periodically by sampling production material.

 If data is applied to an I/O input for capture by a macrocell register, the I/O pin set-up time minimums should be observed. These parameters are t_{S2} for
- synchronous operation and t_{AS2} for asynchronous operation.
- This specification is a measure of the delay associated with the internal register feedback path. This is the delay from synchronous clock to LAB logic array input. This delay plus the register set-up time, t_{S1}, is the minimum internal period for an internal synchronous state machine configuration. This delay is for feedback within the same LAB. This parameter is tested periodically by sampling production material.
- This specification indicates the guaranteed maximum frequency, in synchronous mode, at which a state machine configuration with external feedback can
- operate. It is assumed that all data inputs and feedback signals are applied to dedicated inputs.

 This specification indicates the guaranteed maximum frequency at which a state machine, with internal-only feedback, can operate. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than 1/t_{CO1}. All feedback is assumed to be local, originating within the same LAB.
- This frequency indicates the maximum frequency at which the device may operate in data path mode. This delay assumes data input signals are applied to dedicated inputs and no expander logic is used.
- This specification indicates the guaranteed maximum frequency, in synchronous mode, at which an individual output or buried register can be cycled.
- This parameter indicates the minimum time after a synchronous register clock input that the previous register output data is maintained on the output pin.



External Synchronous Switching Characteristics^[6] Over Operating Range (continued)

				43-25 3B-25		43-30 3B-30		43-35 3B-35	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PD1}	Dedicated Input to Combinatorial	Com'l /Ind		25		30		35	ns
	Output Delay ^[7]	Mil		25		30		35	
t _{PD2}	I/O Input to Combinatorial Output	Com'l /Ind		39		44		53	ns
	Delay ^[8]	Mil		39		44		53	•
t _{PD3}	Dedicated Input to Combinatorial	Com'l /Ind		37		44		55	ns
	Output Delay with Expander Delay ^[9]	Mil		37		44		55	•
t _{PD4}	I/O Input to Combinatorial Output	Com'l/ Ind		51		58		73	ns
	Delay with Expander Delay ^[4, 10]	Mil		51		58		73	
t _{EA}	Input to Output Enable Delay ^[4, 7]	Com'l /Ind		25		30		35	ns
		Mil		25		30		35	
t _{ER}	Input to Output Disable Delay[4, 7]	Com'l/ Ind		25		30		35	ns
		Mil		25		30		35	
t _{CO1}	Synchronous Clock Input to Output	Com'l/ Ind		14		16		20	ns
	Delay	Mil		14		16		20	
t _{CO2}	Synchronous Clock to Local Feedback	Com'l/ Ind		30		35		42	ns
	to Combinatorial Output ^[4, 11]	Mil		30		35		42	
t _{S1}	Dedicated Input or Feedback Set-Up	Com'l/ Ind	15		20		25		ns
	Time to Synchronous Clock Input ^[7]	Mil	15		20		25		
t _{S2}	I/O Input Set-Up Time to Synchronous Clock Input ^[7, 12]	Com'l/ Ind	30		35		42		ns
	Clock Input ^[7, 12]	Mil	30		35		42		
t _H	Input Hold Time from Synchronous	Com'l/ Ind	0		0		0		ns
	Clock Input ^[7]	Mil	0		0		0		
t _{WH}	Synchronous Clock Input HIGH Time	Com'l/ Ind	8		10		12.5		ns
		Mil	8		10		12.5		
t _{WL}	Synchronous Clock Input LOW Time	Com'l/ Ind	8		10		12.5		ns
		Mil	8		10		12.5		
t _{RW}	Asynchronous Clear Width ^[4, 7]	Com'l /Ind	25		30		35		ns
		Mil	25		30		35		
t _{RR}	Asynchronous Clear Recovery	Com'l/ Ind	25		30		35		ns
	Time ^[4, 7]	Mil	25		30		35		
t _{RO}	Asynchronous Clear to Registered	Com'l/ Ind		25		30		35	ns
	Output Delay ^[7]	Mil		25		30		35	
t _{PR}	Asynchronous Preset Recovery Time ^[4, 7]	Com'l/ Ind	25		30		35		ns
	Timer., , 1	Mil	25		30		35		
t _{PO}	Asynchronous Preset to Registered	Com'l/ Ind		25		30		35	ns
	Output Delay ^[7]	Mil		25		30		35	
t _{CF}	Synchronous Clock to Local Feedback Input ^[4, 13]	Com'l/ Ind		3		3		5	ns
	back input: 7 193	Mil		3		3		5	
t _P	External Synchronous Clock Period	Com'l/ Ind	16		20		25		ns
	(1/f _{MAX3}) ^[4]	Mil	16		20		25		



External Synchronous Switching Characteristics^[6] Over Operating Range (continued)

				43-25 3B-25		43-30 3B-30	7C343-35 7C343B-35			
Parameter	meter Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit	
f _{MAX1}	External Maximum	Com'l/ Ind	34		27		22.2		MHz	
	Frequency (1/(t _{CO1} + t _{S1})) ^[4, 14]	Mil	34		27		22.2			
f _{MAX2}	Internal Local Feedback Maximum	Com'l /Ind	55		43		33		MHz	
	Frequency, lesser of $(1/(t_{S1} + t_{CF}))$ or $(1/t_{CO1})^{[4, 15]}$	Mil	55		43		33			
f _{MAX3}	Data Path Maximum Frequency, least of $1/(t_{WL} + t_{WH})$, $1/(t_{S1} + t_{H})$, or $(1/t_{CO1})^{[4, 16]}$	Com'l /Ind	62.5		50		40		MHz	
		Mil	62.5		50		40			
f _{MAX4}	Maximum Register Toggle Frequency (1/(t _{WL} +t _{WH})) ^[4, 17]	Com'l/Ind	62.5		50		40		MHz	
	(1/(t _{WL} +t _{WH})) [[] , '']	Mil	62.5		50		40			
t _{OH}	Output Data Stable Time from Synchronous Clock Input ^[4, 18]	Com'l/ Ind	3		3		3		ns	
	chronous Clock Input ^[4, 18]	Mil	3		3		3			
t _{PW}	Asynchronous Preset Width ^[4, 7]	Com'l/ Ind	25		30		35		ns	
		Mil	25		30		35			

External Asynchronous Switching Characteristics Over Operating Range^[6]

				43-12 3B-12		43-15 3B-15		43-20 3B-20	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{ACO1}	Asynchronous Clock Input to Output	Com'l/ Ind		12		15		20	ns
	Delay ^[7]	Mil				15		20	
t _{ACO2}	Asynchronous Clock Input to Local	Com'l/ Ind		20		25		32	ns
	Feedback to Combinatorial Output ^[19]	Mil				25		32	
t _{AS1}	Dedicated Input or Feedback Set-Up	Com'l/ Ind	3		3.5		4		ns
	Time to Asynchronous Clock Input ^[7]	Mil			3.5		4		
t _{AS2}	I/O Input Set-Up Time to Asynchronous Clock Input ^[7]	Com'l/ Ind	12		13.5		15		ns
		Mil			13.5		15		
t _{AH}	Input Hold Time from Asynchronous	Com'l/ Ind	4		4.5		5		ns
	Clock Input ^[7]	Mil			4.5		5		
t _{AWH}	Asynchronous Clock Input HIGH	Com'l /Ind	8		8.5		9		ns
	Time ^[7]	Mil			8.5		9		
t _{AWL}	Asynchronous Clock Input LOW	Com'l/ Ind	6		6.5		7		ns
	Time ^[7, 20]	Mil			6.5		7		
t _{ACF}	Asynchronous Clock to Local Feed-	Com'l /Ind		9		11		13	ns
	back Input ^[4, 21]	Mil				11		13	1
t _{AP}	External Asynchronous Clock Period	Com'l/ Ind	14		15		16		ns
	(1/f _{MAXA4}) ^[4]	Mil			15		16		1

Notes:

 ^{19.} This specification is a measure of the delay from an asynchronous register clock input to internal feedback of the register output signal to the input of the LAB logic array and then to a combinatorial output. This delay assumes no expanders are used in the logic of combinatorial output or the asynchronous clock input. The clock signal is applied to a dedicated input pin and all feedback is within a single LAB. This parameter is tested periodically by sampling production material.
 20. This parameter is measured with a positive-edge triggered clock at the register. For negative edge triggering, the t_{AWH} and t_{AWL} parameters must be swapped. If a given input is used to clock multiple registers with both positive and negative polarity, t_{AWH} should be used for both t_{AWH} and t_{AWL}.
 21. This specification is a measure of the delay associated with the internal register feedback path for an asynchronous clock to LAB logic array input. This delay plus the asynchronous register set-up time, t_{AS1}, is the minimum internal period for an internal asynchronously clocked state machine configuration. This delay is for feedback within the same LAB, assumes no expander logic in the clock path, and assumes that the clock input signal is applied to a dedicated input pin. This parameter is tested periodically by sampling production material. tested periodically by sampling production material.



External Asynchronous Switching Characteristics Over Operating Range^[6] (continued)

	rameter Description		7C343-12 7C343B-12		7C343-15 7C343B-15		7C343-20 7C343B-20		
Parameter			Min.	Max.	Min.	Max.	Min.	Max.	Unit
f _{MAXA1}	External Maximum Frequency in	Com'l/ Ind	66.6		54.0		41.6		MHz
	Asynchronous Mode 1/(t _{ACO1} + t _{AS1}) ^[4, 22]	Mil			54.0		41.6		
f _{MAXA2}	Maximum Internal Asynchronous	Com'l/ Ind	71.4		66.6		58.8		MHz
WAVAZ	Frequency ^[4, 23]	Mil			66.6		58.8		1
f _{MAXA3}	Data Path Maximum Frequency in Asynchronous Mode ^[4, 24]	Com'l/ Ind	71.4		66.6		50		MHz
	Asynchronous Mode ^[4, 24]	Mil			66.6		50]
f _{MAXA4}	Maximum Asynchronous Register	Com'l/ Ind	71.4		66.6		62.5		MHz
	Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[4, 25]	Mil			66.6		62.5		

Shaded area contains preliminary information.

External Asynchronous Switching Characteristics Over Operating Range^[6]

				43-25 3B-25		43-30 3B-30	7C343-35 7C343B-35		Unit
Parameter	Description			Max.	Min.	Max.	Min.	Max.	0
t _{AOH}	Output Data Stable Time from Asyn-	Com'l/ Ind	12		12		15		ns
	chronous Clock Input ^[4, 26]	Mil			12		15		
t _{ACO1}	Asynchronous Clock Input to Output	Com'l/ Ind		25		30		35	ns
	Delay ^[7]	Mil		25		30		35	
t _{ACO2}	Asynchronous Clock Input to Local	Com'l/ Ind		40		46		55	ns
	Feedback to Combinatorial Output ^[19]	Mil		40		46		55	
t _{AS1}	Dedicated Input or Feedback Set-Up	Com'l/ Ind	5		6		8		ns
	Time to Asynchronous Clock Input ^[7]	Mil	5		6		8		
t _{AS2}	I/O Input Set-Up Time to Asynchro-	Com'l/ Ind	20		25		30		ns
	nous Clock Input ^[7]	Mil	20		25		30		
t _{AH}	Input Hold Time from Asynchronous	Com'l/ Ind	6		8		10		ns
	Clock Input ^[7]	Mil	6		8		10		
t _{AWH}	Asynchronous Clock Input HIGH	Com'l/ Ind	11		14		16		ns
	Time ^[7]	Mil	11		14		16		
t _{AWL}	Asynchronous Clock Input LOW	Com'l/ Ind	9		11		14		ns
	Time ^[7, 20]	Mil	9		11		14		
t _{ACF}	Asynchronous Clock to Local Feed-	Com'l/ Ind		15		18		22	ns
	back Input ^[4, 21]	Mil		15		18		22	Ī
t _{AP}	External Asynchronous Clock Period	Com'l/ Ind	20		25		30		ns
	(1/f _{MAXA4}) ^[4]	Mil	20		25		30		1

Note:

- 22. This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine configuration with external feedback can operate. It is assumed that all data inputs, clock inputs, and feedback signals are applied to dedicated inputs, and that no expander logic is employed in the clock signal path or data path.
- This specification indicates the guaranteed maximum frequency at which an asynchronously clocked state machine with internal-only feedback can operate. This parameter is determined by the lesser of $(1/t_{ACF} + t_{AS1})$ or $(1/(t_{AWH} + t_{AWL}))$. If register output states must also control external points, this frequency can still be observed as long as this frequency is less than $1/t_{ACO1}$.
- This frequency is the maximum frequency at which the device may operate in the asynchronously clocked data path mode. This specification is determined by the least of $1/(t_{AWH} + t_{AWL})$, $1/(t_{AS1} + t_{AH})$ or $1/t_{ACO1}$. It assumes data and clock input signals are applied to dedicated input pins and no expander logic is used. This specification indicates the guaranteed maximum frequency at which an individual output or buried register can be cycled in asynchronously clocked mode by a clock signal applied to an external dedicated input pin. This parameter indicates the minimum time that the previous register output data is maintained on the output after an asynchronous register clock input.



$\textbf{External Asynchronous Switching Characteristics} \ \ \text{Over Operating Range}^{[6]} \ \ (\text{continued})$

				43-25 3B-25		43-30 3B-30		43-35 3B-35	Unit
Parameter	ameter Description		Min.	Max.	Min.	Max.	Min.	Max.]
f _{MAXA1}	External Maximum Frequency in	Com'l/ Ind	33		27		23		MHz
	Asynchronous Mode $1/(t_{ACO1} + t_{AS1})^{[4, 22]}$	Mil	33		27		23		
f _{MAXA2}	Maximum Internal Asynchronous Frequency ^[4, 23]	Com'l/ Ind	50		40		33		MHz
	Frequency ^[4, 23]	Mil	50		40		33		1
f _{MAXA3}	Data Path Maximum Frequency in Asynchronous Mode ^[4, 24]	Com'l/ Ind	40		33		28		MHz
	Asynchronous Model ^{4, 24}	Mil	40		33		28		1
f _{MAXA4}	Maximum Asynchronous Register Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[4,25]	Com'l/ Ind	50		40		33		MHz
	Toggle Frequency 1/(t _{AWH} + t _{AWL}) ^[4, 25]	Mil	50		40		33		†
t _{AOH} Output Data	Output Data Stable Time from Asynchronous Clock Input ^[4, 26]	Com'l / Ind	15		15		15		ns
	chronous Clock Input ^[4, 20]	Mil	15		15		15		1

Internal Switching Characteristics Over Operating Range^[6]

			7C34	43-12 3B-12		43-15 3B-15		43-20 3B-20	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{IN}	Dedicated Input Pad and Buffer Delay	Com'l / Ind		2.5		3		4	ns
		Mil				3		4	1
t _{IO}	I/O Input Pad and Buffer Delay	Com'l/ Ind		2.5		3		4	ns
		Mil				3		4	1
t _{EXP}	Expander Array Delay	Com'l/Ind		6		8		10	ns
		Mil				8		10	1
t _{LAD}	Logic Array Data Delay	Com'l/ Ind		6		8		10	ns
		Mil				8		10	
t _{LAC}	LAC Logic Array Control Delay	Com'l/ Ind		5		6		8	ns
		Mil				6		8	
t _{OD}	Output Buffer and Pad Delay	Com'l/ Ind		3		3		4	ns
		Mil				3		4	
t _{ZX}	Output Buffer Enable Delay ^[27]	Com'l/ Ind		5		6		8	ns
		Mil				6		8	1
t _{XZ}	Output Buffer Disable Delay	Com'l/ Ind		5		6		8	ns
		Mil				6		8	1
t _{RSU}	Register Set-Up Time Relative to	Com'l/ Ind	2		3		4		ns
	Clock Signal at Register	Mil			3		4		1
t _{RH}	Register Hold Time Relative to Clock Signal at Register	Com'l/ Ind	3		3.5		4		ns
		Mil			3.5		4		1
t _{LATCH}	Flow-Through Latch Delay	Com'l /Ind		1		1		2	ns
		Mil				1		2	1
t _{RD}	Register Delay	Com'l/ Ind		1		1		1	ns
		Mil				1		1	1
t _{COMB}	Transparent Mode Delay ^[28]	Com'l/ Ind		1		1		2	ns
		Mil				1		2	1



$\textbf{Internal Switching Characteristics} \ \, \text{Over Operating Range}^{[6]} \ \, \text{(continued)}$

				43-12 3B-12		43-15 3B-15		43-20 3B-20	
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{CH}	Clock HIGH Time	Com'l/ Ind	3		4		6		ns
		Mil			4		6		1
t _{CL}	Clock LOW Time	Com'l/ Ind	3		4		6		ns
		Mil			4		6		1
t _{IC}	Asynchronous Clock Logic Delay	Com'l/ Ind		5		7		12	ns
		Mil				7		12	1
t _{ICS}	Synchronous Clock Delay	Com'l/ Ind		0.5		0.5		2	ns
		Mil				0.5		2	1
t _{FD}	Feedback Delay	Com'l/ Ind		1		1		1	ns
		Mil				1		1	1
t _{PRE}	Asynchronous Register Preset Time	Com'l/ Ind		3		3		4	ns
		Mil				3		4	1
t _{CLR}	Asynchronous Register Clear Time	Com'l/ Ind		3		3		4	ns
		Mil				3		4	1
t _{PCW}	Asynchronous Preset and Clear Pulse	Com'l /Ind	2		3		4		ns
	Width	Mil			3		4		1
t _{PCR} Asynchronous Pre-	Asynchronous Preset and Clear	Com'l/ Ind	2		3		4		ns
-	Recovery Time	Mil			3		4		1
t _{PIA}	Programmable Interconnect Array	Com'l/ Ind		8		10		12	ns
	Delay Time	Mil				10		12	1

Shaded area contains preliminary information.

Internal Switching Characteristics Over Operating Range^[6]

				43-25 3B-25		43-30 3B-30		43-35 3B-35	
Parameter	er Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{IN}	Dedicated Input Pad and Buffer Delay	Com'l /Ind		5		7		9	ns
		Mil		5		7		9	
t _{IO}	I/O Input Pad and Buffer Delay	Com'l/ Ind		5		5		7	ns
		Mil		5		5		7	
t _{EXP}	Expander Array Delay	Com'l/ Ind		12		14		20	ns
		Mil		12		14		20	
t _{LAD}	Logic Array Data Delay	Com'l/ Ind		12		14		16	ns
		Mil		12		14		16	
t _{LAC}	Logic Array Control Delay	Com'l/ Ind		10		12		13	ns
		Mil		10		12		13	
t _{OD}	Output Buffer and Pad Delay	Com'l /Ind		5		5		6	ns
		Mil		5		5		6	
t _{ZX}	Output Buffer Enable Delay ^[27]	Com'l /Ind		10		11		13	ns
		Mil		10		11		13	1
t _{XZ}	Output Buffer Disable Delay	Com'l /Ind		10		11		13	ns
		Mil		10		11		13	




Internal Switching Characteristics Over Operating Range^[6] (continued)

			7C343-25 7C343B-25			43-30 3B-30	7C343-35 7C343B-35		
Parameter	Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RSU}	Register Set-Up Time Relative to	Com'l/ Ind	6		8		10		ns
	Clock Signal at Register	Mil	6		8		10		1
t _{RH}	Register Hold Time Relative to Clock	Com'l/ Ind	6		8		12		ns
	Signal at Register	Mil	6		8		12		1
t _{LATCH}	Flow-Through Latch Delay	Com'l /Ind		3		4		4	ns
		Mil		3		4		4	1
t _{RD}	Register Delay	Com'l /Ind		1		2		2	ns
		Mil		1		2		2	1
t _{COMB}	Transparent Mode Delay ^[28]	Com'l/ Ind		3		4		4	ns
		Mil		3		4		4	•
t _{CH}	Clock HIGH Time	Com'l /Ind	8		10		12.5		ns
		Mil	8		10		12.5		•
t _{CL} CI	Clock LOW Time	Com'l /Ind	8		10		12.5		ns
		Mil	8		10		12.5		•
t _{IC}	Asynchronous Clock Logic Delay	Com'l /Ind		14		16		18	ns
		Mil		14		16		18	•
t _{ICS}	Synchronous Clock Delay	Com'l /Ind		2		2		3	ns
		Mil		2		2		3	1
t _{FD}	Feedback Delay	Com'l /Ind		1		1		2	ns
		Mil		1		1		2	1
t _{PRE}	Asynchronous Register Preset Time	Com'l /Ind		5		6		7	ns
		Mil		5		6		7	1
t _{CLR}	Asynchronous Register Clear Time	Com'l /Ind		5		6		7	ns
		Mil		5		6		7	•
t _{PCW}	Asynchronous Preset and Clear Pulse	Com'l /Ind	5		6		7		ns
	Width	Mil	5		6		7		1
t _{PCR}	Asynchronous Preset and Clear Re-	Com'l/ Ind	5		6		7		ns
	covery Time	Mil	5		6		7		1
t _{PIA}	Programmable Interconnect Array De-	Com'l/ Ind		14		16		20	ns
	lay Time	Mil		14		16		20	1


 ^{27.} Sample tested only for an output change of 500 mV.
 28. This specification guarantees the maximum combinatorial delay associated with the macrocell register bypass when the macrocell is configured for combinatorial operation.




Switching Waveforms



External Synchronous DEDICATED INPUTS OR REGISTERED FEEDBACK^[7] t_{S1} t_{H} t_{WH} t_{WL} **SYNCHRONOUS** CLOCK ← t_{RW}/t_{PW} t_{CO1} t_{RR}/t_{PR} **ASYNCHRONOUS** t_{OH} CLEAR/PRESET[7] € t_{RO}/t_{PO} → REGISTERED OUTPUTS









Switching Waveforms (continued)

Internal Combinatorial




Internal Asynchronous






Switching Waveforms (continued)

Internal Synchronous



Output Mode





Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C343B-12HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C343B-12JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
15	CY7C343B-15HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C343B-15JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343B-15HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
20	CY7C343-20JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	Commercial/Industrial
	CY7C343B-20HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	
	CY7C343B-20JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343B-20HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
25	CY7C343-25HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C343-25JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343B-25HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	
	CY7C343B-25JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
30	CY7C343-30HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C343-30JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343B-30HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	
	CY7C343B-30JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343-30HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
	CY7C343B-30HMB	H67	44-Pin Windowed Leaded Chip Carrier	
35	CY7C343-35HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	Commercial/Industrial
	CY7C343-35JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343B-35HC/HI	H67	44-Pin Windowed Leaded Chip Carrier	
	CY7C343B-35JC/JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C343-35HMB	H67	44-Pin Windowed Leaded Chip Carrier	Military
	CY7C343B-35HMB	H67	44-Pin Windowed Leaded Chip Carrier	

Shaded area contains preliminary information.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Document #: 38-00128-G


Switching Characteristics


Parameters	Subgroups
t _{PD1}	7, 8, 9, 10, 11
t _{PD2}	7, 8, 9, 10, 11
t _{PD3}	7, 8, 9, 10, 11
t _{CO1}	7, 8, 9, 10, 11
t _S	7, 8, 9, 10, 11
t _H	7, 8, 9, 10, 11
t _{ACO1}	7, 8, 9, 10, 11
t _{ACO2}	7, 8, 9, 10, 11
t _{AS}	7, 8, 9, 10, 11
t _{AH}	7, 8, 9, 10, 11





Package Diagrams

44-Pin Windowed Leaded Chip Carrier H67











Package Diagrams (continued)

44-Lead Plastic Leaded Chip Carrier J67

