



# TD002 Application Note

## Thermal Design for GaN<sup>®</sup> Packaged Devices

Information contained herein is classified as EAR99 under the U.S. Export Administration Regulations. Export, re-export or diversion contrary to U.S. law is prohibited.

March 13, 2023

Teledyne e2v HiRel Electronics




- 1. Motivation: device thermal management importance**
- 2. Introduction of power loss and thermal basics**
- 3. Top-cooled device thermal design consideration**
- 4. Bottom-cooled device thermal design consideration**
- 5. Device selection based upon thermal consideration**
- 6. Power loss and thermal modeling**

- 1. Motivation: device thermal management importance**
2. Introduction of power loss and thermal basics
3. Top-cooled device thermal design consideration
4. Bottom-cooled device thermal design consideration
5. Device selection based upon thermal consideration
6. Power loss and thermal modeling

# 1. Motivation: device thermal management importance

## Two electrical parameters that are dependent on temperature


### 1. $R_{DS(on)}$ and conduction loss




$R_{ds(on)}$  vs  $T_J$  for TDG650E30B

**Need to properly manage  $T_J$  to minimize losses**



### 2. Transconductance and switching loss



Transconductance  $g_m$  vs  $T_J$  for TDG650E30B




TDG650E30B  $E_{on}$  with  $T_J$  variation



# 1. Motivation: device thermal management importance

## Reasons to keep device cool:


### 1. Prevents thermal runaway at maximum/worst operating conditions



### But also to:

- 2. Reduce overall loss and improve system efficiency
- 3. Improve system reliability

A good thermal design from both device-level and system-level is critical.



Technical Information subject to restrictions contained on the cover page.

Time to failure with temperature acceleration

# 1. Motivation: device thermal management importance




A good thermal design also improves design power density

## Example:


Compared to FR4 PCB heat transfer, the GaN Systems' insulated metal substrate (IMS) design reduces the heatsink volume for high-power applications

## Simulation comparison of IMS vs FR4 PCB:

- Forced-air cooling,  $T_A=25\text{ }^\circ\text{C}$ , same PCB size
- Keep  $T_J=100\text{ }^\circ\text{C}$ . With power loss increasing, increase heatsink size to keep  $T_J$  constant.




Heat sink size reduction by IMS




1. Motivation: device thermal management importance
- 2. Introduction of power loss and thermal basics**
  - 2.1 Power loss
  - 2.2 Heat transfer, thermal resistance, and junction temperature
3. Bottom-cooled device thermal design consideration
4. Top-cooled device thermal design consideration
5. Device selection based upon thermal consideration
6. Loss and thermal modeling

# 2.1 Introduction of power loss mechanism


Switch device's energy loss can be mainly summarized as three different types. Power loss is  $P = E \times F_{SW}$



Power loss mechanisms under various operating conditions are well understood and characterized



TDG650E30T switching loss @ 400V



TDG650E30T switching loss @ 200V

Technical Information subject to restrictions contained on the cover page.



# 2.1 Introduction of power loss reduction by using GaN

## Switching method

## GaN characteristics

## System impact

### 3. ZVS soft-switching mode

Fast switching speed



Switching-off loss

Low energy-related  $C_{oss(ER)}$



Inductive energy to achieve ZVS, less reactive power loss

Low time-related  $C_{oss(TR)}$



Deadtime

Low gate charge  $Q_g$



Gate driver loss


Due to its excellent electrical performance, GaN HEMT enhances both soft-switching and hard-switching applications

### 1. Hard-switching mode

Zero reverse recovery loss


Low capacitive  $E_{oss}/E_{qoss}$  loss

Excellent transconductance




Switching-on loss

Technical Information subject to restrictions contained on the cover page.



170 W PFC + LLC adapter



300 W PFC + LLC adapter




3 kW CCM Totem-pole PFC



10 kW Three-phase traction inverter


Heat transfer occurs mainly in three different ways:

- **Conduction** – through direct contact
- **Convection** – through fluid movement (air is a fluid)
- **Radiation** – through electromagnetic waves





## Analogy between thermal and electrical parameters

Thermal parameters	Electrical parameters
Temperature T (°C)	Voltage V (V)
Power P (W)	Current I (A)
Thermal resistance: $R_{\theta}$ (°C/W)	Resistance R ( $\Omega$ )
Thermal capacitance: $C_{\theta}$ (W·s/°C)	Capacitance C (F)



Technical Information subject to restrictions contained on the cover page.

# 2.2. Heat transfer and thermal resistance on GaN



**Junction temperature calculation:**  $T_J = T_A + P \times R_{\theta JA}$


Technical Information subject to restrictions contained on the cover page.

Excellent electrical performance (figure-of-merit) of GaN HEMTs limit the overall power loss

Beyond conventional “figure-of-merit” This presentation shows how to fully utilize GaN by thermal design to maximize the overall performance of GaN HEMTs

1. Motivation: device thermal management importance
2. Introduction of power loss and thermal basics
- 3. Top-cooled device thermal design consideration**
4. Bottom-cooled device thermal design consideration
5. Device selection based upon thermal consideration
6. Loss and thermal modeling

Technical Information subject to restrictions contained on the cover page.




Device structure with GaNPX®-T package



# 3. Top-cool design – Thermal interface material (TIM) selection

## Thermal simulation operating Conditions:

- TDG650E60T is applied with 10 W power loss on it
- $T_{HS} = 25\text{ }^{\circ}\text{C}$



	SIL-PAD K-4	SIL-PAD 1500ST	GAP3000S30	HI-FLOW 300P	GS 3500S35-07
<b>TIM Thickness (mm)</b>	0.152	0.203	0.25	0.102	0.178
<b>Thermal conductivity (W/m·K)</b>	0.9	1.8	3.0	1.6	3.6




**Key parameters for TIM material selection: dielectric strength, mechanical strength, and cost.**

# 3. Top-cool design – Mounting consideration


## Center mounting hole for small heatsink

- Balanced pressure across 2 devices
- Typical recommended maximum pressure ~50 psi.
- Tested up to 100 psi without failure



## 2 or more mounting holes for large heatsink

- Excess PCB bending causes stress on SMD parts which should be avoided
- Locate mounting holes near to GaNPX®-T package
- If warranted, use a supporting clamp bar on top of PCB for additional mechanical support, not common





Technical Information subject to restrictions contained on the cover page.

# 3. Top-cool design – Voltage isolation clearance

When using a heatsink, design to meet the regulatory creepage and clearance requirements

- Use TIM to cover Heatsink edge in areas where clearances must meet Standards
- Avoid placing Through Hole Components near GaNPX® -T package
- Use **Pedestal Heatsink** design to increase clearances and allow for placement of SMT components under the heatsink




A pedestal heatsink provides clearance beneath the heatsink for the placement of other SMT devices

Technical Information subject to restrictions contained on the cover page.


# 3. Top-cool design – Package bending pressure and deformation

Part Number	Deformation Safe Limit (μm)	Pressure Safe Limit (PSI)
TDG650E30T	50	100
TDG650E60T	120	100

## Deformation Test



## Pressure Test




Technical Information subject to restrictions contained on the cover page.



# 3. Top-cool design – Bending Pressure Test Methodology

Example: TDG650E30T




DUT subject to 100 PSI over 3 pulses, with no shift in Leakage Currents

400 volts  $V_{DS}$  applied to each DUT (@ 25°C)

$$\text{Leakage Current} = I_{DSS} + I_{GS} + I_{BULK}^* \text{ (*Substrate)}$$


# 3. Top-cool design – Thermal resistance measurement

- 1. The measured  $R_{\theta JHS}$  and  $R_{\theta JA}$  for TDG650E60T are 3 °C/W and 4.2 °C/W, respectively.
- 2. TDG650E60T can dissipate 29 W loss per device.




Inside setup box region

Heat sink size:  
3.4x3.4x2.5 cm<sup>3</sup>



Top-cool force-air cooling thermal Resistance test setup





Tested TDG650E60T - based evaluation board



Fan flow rate:  
3.3 m<sup>3</sup>/min



TIM: Sil-Pad 1500ST




Technical Information subject to restrictions contained on the cover page.

1. Motivation: device thermal management importance
2. Introduction of power loss and thermal basics
3. Top-cooled device thermal design consideration
- 4. Bottom-cooled device thermal design consideration**
  - 4.1 FR4 PCB Bottom-cool design
  - 4.2 IMS Bottom-cool design
5. Device selection based upon thermal consideration
6. Loss and thermal modeling


# 4. Bottom-cooled device thermal design

## Bottom-cooled device thermal solutions summary



Comparison of junction-to-heatsink thermal resistance ( $R_{\theta JHS}$ ) based on TDG650E60B

**FR4 PCB and IMS for bottom-cooling are both suitable solutions. Customer selection depends on design trade-off**






	FR4 PCB Cooling with Vias	Insulated Metal Substrate (IMS)
<b>Thermal resistance</b>	Good	Best
<b>Electrical Insulation</b>	Use TIM	Yes
<b>Cost</b>	Lowest	Low
<b>Advantages</b>	<ul style="list-style-type: none"> <li>Standard process</li> <li>Layout flexibility</li> </ul>	<ul style="list-style-type: none"> <li>Electrically isolated</li> </ul>
<b>Design challenges</b>	<ul style="list-style-type: none"> <li>High PCB thermal resistance</li> </ul>	<ul style="list-style-type: none"> <li>Usually layout limited to 1 layer</li> <li>Parasitic inductance</li> <li>Coupling capacitances to the metal substrate</li> </ul>

Performance comparison of 2 thermal design options for bottom-cool devices  
Technical Information subject to restrictions contained on the cover page.

# 4.1. FR4 PCB Bottom-cool design – PCB thermal design

## Thermal vias design

- TDG650E30B with device power loss 10 W. 4 layers copper with 2 oz (70 μm) copper thickness.  $T_{HS} = 25\text{ }^{\circ}\text{C}$
- Thermal via setup: 0.3 mm diameter with 0.64 mm pitch. Standard 25 μm copper plating thickness. No via filling.




- Place thermal vias fully under the device thermal pad to maximize effectiveness
- Thermal via area is extendable based upon PCB design area


# 4.1. FR4 PCB Bottom-cool design – PCB thermal design

## Number of copper layers and copper thickness


- TDG650E30B with device power loss 10 W.  $T_{HS} = 25 \text{ }^\circ\text{C}$ . Overall PCB thickness keeps the same (1.6mm).
- With 55 thermal vias as example.



2 layer PCB design




4 layer PCB design




6 layer PCB design

Increase in copper layer and copper thickness reduces  $R_{\theta}$  further, with the PCB cost as the trade-off



# 4.2. IMS Bottom-cool design

## Cross section view of IMS design



Technical Information subject to restrictions contained on the cover page.


- SMT Power Package**
- Copper Foil:**
  - Typ. 1-4oz (35-140um) up to 10oz
- Dielectric Layer:**
  - Electrical insulation
  - Typ. 30-200um thickness
  - Thermal conductivity: 1-3W/mK
- Metal Substrate/Base**
  - Electrically isolated
  - Aluminum or copper

**IMS improves power density for high-power applications**

- IMS I**
- Designed for high power application (3~12kW).
  - Applied GaN HEMT: TDG650E60B single, or 2x, 4x paralleling




IMS I



Half Bridge (650V/240A, 6mΩ)

- IMS II**
- Compact. Designed for mid-high power application (1~3kW).
  - Applied GaN HEMT: single TDG650E30B or TDG650E60B



IMS II





Half Bridge (650V/30A, 50mΩ)

# 4.2. IMS Bottom-cool design – Solder voids consideration


**Operating conditions:  $P = 7.98 \text{ W}$ ,  $T_{IMS} = 85 \text{ }^\circ\text{C}$ , TDG650E30B is applied**

No voids under the package:  $R_{\theta JIMS} = 2.18 \text{ }^\circ\text{C/W}$


32 % voids under the package:  $R_{\theta JIMS} = 3.16 \text{ }^\circ\text{C/W}$



Measurement and Xray results



Xray results on a device with voids



Experimental results with the device with voids


**Limit voids to achieve the best IMS thermal performance**

Technical Information subject to restrictions contained on the cover page.




# 4.2. IMS Bottom-cool design – Thermal resistance measurement


1. The  $R_{\theta JA}$  for TDG650E60B based IMS is 2.9 °C/W.
2. TDG650E60B can dissipate 43 W loss per device.




Inside setup box region





IMS force-air cooling thermal resistance test setup



Tested TDG650E60B-based IMS



Minimal solder voids



Technical Information subject to restrictions contained on the cover page.

1. Motivation: device thermal management importance
2. Introduction of power loss and thermal basics
3. Top-cooled device thermal design consideration
4. Bottom-cooled device thermal design consideration
- 5. Device selection based upon thermal consideration**
6. Loss and thermal modeling

# 5. Device selection from thermal consideration – single device

\* $R_{\theta HSA} = 1.25 \text{ }^\circ\text{C/W}$   
 $3.4 \times 3.4 \times 2.5 \text{ cm}^3$


\*\* $R_{\theta HSA} = 1.5 \text{ }^\circ\text{C/W}$   
 $4.6 \times 3.0 \times 1.4 \text{ cm}^3$




FR4 PCB  
 $(R_{\theta HSA} = 1.25 \text{ }^\circ\text{C/W}^*)$




FR4 PCB  
 $(R_{\theta HSA} = 1.25 \text{ }^\circ\text{C/W}^*)$



Top-cool  
 $(R_{\theta HSA} = 1.25 \text{ }^\circ\text{C/W}^*)$



IMS  
 $(R_{\theta HSA} = 1.5 \text{ }^\circ\text{C/W}^{**})$



**Higher power applications with higher device loss?**

1. Better cooling design: Better heatsink design, better fan, liquid cool, DBC substrate, etc.
2. Larger GaN transistor
3. Parallel GaN transistors

**Device performance and its thermal solution define the system max power**


Measured device power loss vs  $T_j$  with different cooling methods – single discrete device solution

# 5.2 Enhance thermal performance by paralleling


Paralleling GaN is a proven technique to increase system power

## Example:


- 4xTDG650E60B parallel to share 136 A load current with hard-switching on/off.
- Randomly selected transistors.
- $T_j$  difference is  $<6\text{ }^\circ\text{C}$  for the worst case.



Paralleling reduces both system  $R_{DS(on)}$  (electrical) and  $R_\theta$  (thermal)



# 5. Device selection from thermal consideration - including parallel



- Device performance and its thermal solution define the max system power
- By reducing both loss and thermal resistance, paralleling makes GaN achieve higher power

Technical Information subject to restrictions contained on the cover page.

Device loss vs  $T_j$  with different cooling methods including parallel solution



1. Motivation: device thermal management importance
2. Introduction of power loss and thermal basics
3. Top-cooled device thermal design consideration
4. Bottom-cooled device thermal design consideration
5. Device selection based upon thermal consideration
- 6. Loss modeling and thermal measurement**
  - 6.1 SPICE modeling
  - 6.2 PLECS modeling
  - 6.3 Junction temperature measurement with thermal camera

# 6.1. SPICE modeling

GaN Systems provides a two-level SPICE model. For thermal modeling, use L3 model


Definitions of model levels

Suffix	Level	Terminals	Description
<b>_L1</b>	1	G, D, S, SS (if applicable)	General electrical simulations on application/converter level circuits. Focus on simulation speed.
<b>_L3</b>	3	G, D, S, SS (if applicable), Tc, Tj	In addition to L1, L3 also includes the thermal model and package stray inductance.



Functions of model levels


Functions	Level 1	Level 3
IV performance as a function of temperature	✓	✓
Voltage-dependent capacitance	✓	✓
Thermal model	x	✓
Package stray inductance	x	✓



Modeled parasitic inductance in L3


## Junction-to-case thermal modeling

### 4-stage Cauer RC thermal model to accurately represent device



Cauer model is applied for junction-to-case thermal modeling due to:

1. Unlike the Foster model (curve-fitting model), Cauer RC network is based on the physical property and packaging structure
2. The RC elements are assigned to the package layers




## Example: TDG650E30B $R_{\theta JC}$ modeling



	$R_{\theta}$ ( $^{\circ}\text{C}/\text{W}$ )	$C_{\theta}$ ( $\text{W}\cdot\text{s}/^{\circ}\text{C}$ )
#1	0.015	8.0E-05
#2	0.23	7.4E-04
#3	0.24	6.5E-03
#4	0.015	2.0E-03

GS66508B Cauer RC model parameters






# 6.1. SPICE modeling


$T_j$  pin can be used as an input or output, depends on the simulation purpose

Technical Information subject to restrictions contained on the cover page.


## GAN SYSTEMS SWITCHING LOSS DOUBLE PULSE TEST BENCH






400V/30A Turn-on



400V/30A Turn-off




## Continuous Converter Simulation



Technical Information subject to restrictions contained on the cover page.

## Device-level simulation (LTspice and Pspice)


- Device characteristics ( $Q_g$ ,  $C_{oss}/C_{iss}$ , IV/CV curve,  $E_{on}/E_{off}$ )
- Simple system simulation (double-pulse test, buck, boost, etc.)
- See parasitic effect on switching performance



Transient hard-switching on and its loss in SPICE

## Converter/system-level simulation (PLECS)

- Simplify the switching transient
- Observe converter operating waveforms
- Can handle complicated device-based system-level simulation/analysis




Hard-switching on and its loss in PLECS


LTSPICE, PSPICE, and PLECS models assist system design to maximize performance

## Switching loss modeling

Technical Information subject to restrictions contained on the cover page.




- An  $E_{on}/E_{off}$  scaling method is developed by GaN Systems.
- $E_{on}/E_{off}$  data can be scaled to different  $T_j, V_{ds}$ , and  $R_g$ .



$R_g$ -dependent equation:

$$E_{on}(v,i,T,E,R_{gon},R_{goff},v_{gsoff},g) = \left( \frac{(R_{gon}-10) \cdot (v \cdot i) / 2 \cdot (1.68e-9 + 2.2e-9 \cdot (i/24.4)) / (1.3 + i/24.4)}{(6 - 1.3 \cdot i/24.4) + E} \right) \cdot g$$

## Conduction loss modeling



Deadtime loss modeling:

$$v_{on}(i,T,v,R_{gon},R_{goff},v_{gsoff},g) = v \cdot (i < 0) \cdot (1-g) \cdot (1.3 - v_{gsoff})$$

## Thermal modeling (junction-to-case)

Manufacturer: GaN Systems | Part number: GS66508T


Thermal model diagram showing layers: #1 GaN layer, #2 Si substrate, #3 Attachment, #4 Cu base. Includes thermal impedances (R1-R4), capacitances (C1-C4), and ambient temperature (Tambient).

	1	2	3	4
R	0.011 K/W	0.231 K/W	0.237 K/W	0.021 K/W
C	4.25e-05 J/K	0.00296 J/K	0.000665 J/K	0.00101 J/K


FR4 PCB, Heat sink, Hole to monitor Tj

# 6.2. PLECS modeling verification



## PLECS device model verified by a Buck converter example



Technical Information subject to restrictions contained on the cover page.




Based on TDG650E308  
 $F_{sw} = 200 \text{ kHz}$ ,  $V_{in} = 400 \text{ V}$ ,  
 $V_o = 193 \text{ V}$   
 $R_{\theta CA} = 4.5 \text{ }^\circ\text{C/W}$




# 6.2. PLECS modeling – System loss and thermal analysis

## Example: UPS system



PLECS model can be used for system-level analysis




Bridgeless PFC



Single-phase inverter



Isolated DC/DC



Battery mode



Technical Information subject to restrictions contained on the cover page.

# 6.2. PLECS modeling – Online simulation tool

**GaN Systems also provide online simulation tool based on PLECS model**

## Welcome to the GaN Systems Circuit Simulation Tools

The Circuit Simulation Tool allows you to compare application conditions by implementing specific operating values. Choose various source and load parameters, number of devices to parallel, heat sink parameters etc. Live simulated operating and switching waveforms are generated as well as data tables showing calculations for loss and junction temperature allowing you to compare the effect of parameter variations or the operation of different parts directly.

You may also download the PLECS device model files for GaN Systems' transistors.


- > BRIDGELESS TOTEM-POLE PFC
- > SINGLE-PHASE, 2-LEVEL INVERTER
- > SINGLE-PHASE, 3-LEVEL HALF-BRIDGE INVERTER
- > SINGLE-PHASE T-TYPE 3-LEVEL INVERTER
- > ISOLATED HALF-BRIDGE LLC CONVERTER
- > ISOLATED PHASE-SHIFT FULL BRIDGE CONVERTER
- > THREE-PHASE TRACTION INVERTER
- > DUAL ACTIVE BRIDGE



GaN PLECS model for both 100V and 650V device

### Bridgeless Totem Pole Circuit Simulation Tool

Choose various source and load parameters, number of devices to parallel, heat sink parameters etc. Live simulated operating and switching waveforms are generated as well as data tables showing calculations for loss and junction temperature allowing you to compare the effect of parameter variations or the operation of different parts directly. You may also download the PLECS device model files for GaN Systems' transistors.



- GaN HEMT:
- GS66502B 650 V, 7.5 A, 200 mΩ
  - GS66504B 650 V, 15 A, 100 mΩ
  - GS66506T 650 V, 22.5 A, 67 mΩ
  - GS66508B/T/P 650 V, 30 A, 50 mΩ
  - GS66516B/T 650 V, 60 A, 25 mΩ
  - GS-065-008-1 650 V, 8 A, 225 mΩ
  - GS-065-011-1 650 V, 11 A, 150 mΩ
  - GS61004B 100 V, 45 A, 15 mΩ
  - GS61008P/T 100 V, 90 A, 7 mΩ

Input voltage Vac: 230 Vrms

Input frequency: 60 Hz

Load voltage Vdc: 400 V

Inductance: 2 mH

Switching frequency: 50 kHz

Rated power: 2000 VA

Load sweep selection: Sweep power rating P

Scaling factor for power rating:
 

- 25%
- 50%
- 75%
- 100%


External turn-on gate resistance <sup>Ⓜ</sup>: 10 Ω

External turn-off gate resistance <sup>Ⓜ</sup>: 2 Ω

Turn-off gate-source voltage: -2 V

Deadtime: 100 ns

Number of paralleled GaN transistors: 1



System overview						
GaN Device	MOSFET R <sub>dson</sub> <sup>Ⓜ</sup>	Input Voltage	Output Voltage	Power Rating	Switching Frequency	Efficiency
GS66508B/T/P	155 mΩ	230 V	400 V	488 W	50 kHz	99.48 %
GS66508B/T/P	128 mΩ	230 V	400 V	991 W	50 kHz	99.35 %
GS66508B/T/P	105 mΩ	230 V	400 V	1.492 kW	50 kHz	99.09 %
GS66508B/T/P	86 mΩ	230 V	400 V	1.992 kW	50 kHz	98.70 %

GaN transistor thermal overview				
Device	Switching	Conduction	Combined Losses <sup>Ⓜ</sup>	Junction Temperature
GS66508B/T/P	1.35 W	0.32 W	2.53 W	32 °C
GS66508B/T/P	1.62 W	1.22 W	6.46 W	40 °C
GS66508B/T/P	1.91 W	2.89 W	13.56 W	53 °C
GS66508B/T/P	2.33 W	5.81 W	25.89 W	76 °C

All GaN Systems' device models and 8 topologies are available online <https://gansystems.com/design-center/circuit-simulation-tools/>

Technical Information subject to restrictions contained on the cover page.

## Junction temperature measurement for GaNPX<sup>®</sup> Packaged Devices

Technical Information subject to restrictions contained on the cover page.

- GaNPX<sup>®</sup> package materials are largely transparent in Long-wave Infrared (LWIR) ranges\*
- Temperature measurement using LWIR camera is directly measuring the metal temperature inside the die, not the package surface
- In normal device operating temperature range, the delta between real junction temperature and measured package temperature is within 1 °C.



Junction temperature of GaNPX<sup>®</sup> packaged devices can be measured through Long-wave Infrared (LWIR) cameras

\* Mohanty, Akash; Srivastava, Vijay Kumar; Sastry, Pulya Umamaheswara (2014). Investigation of mechanical properties of alumina nanoparticle-loaded hybrid glass/carbon-fiber-reinforced epoxy composites. J. APPL. POLYM. SCI. 2014.

\* Pliskin, W. A.; Lehman, H. S. (1965). Structural Evaluation of Silicon Oxide Films. Journal of The Electrochemical Society, 112(10).

## Conclusions

- Good thermal design improves GaN transistor and system performance.
- Maximizing electrical **and** thermal design of GaN-based systems increases performance in soft-switching to hard-switching applications and operates efficiently from several watts to many kilowatts.

## Key design tips provided in this app note

- Top-cool thermal design: TIM and heat sink mounting
- Bottom-cool thermal design: PCB design and solder voids
- Device selection including paralleling options
- Modeling tools to assist with power loss calculation and thermal design



## For more reading...

Technical Information subject to restrictions contained on the cover page.

1. GaN Systems, GN001 Application Note: An Introduction to GaN E-HEMTs. [Online]. Available: [https://gansystems.com/wp-content/uploads/2020/04/GN001\\_An-Introduction-to-GaN-E-HEMTs\\_200416.pdf](https://gansystems.com/wp-content/uploads/2020/04/GN001_An-Introduction-to-GaN-E-HEMTs_200416.pdf)
2. GaN Systems, GN007 Application Note: Modeling Thermal Behavior of GaNPX® packages Using RC Thermal SPICE Models. [Online]. Available: <https://gansystems.com/wp-content/uploads/2018/02/GN007-%E2%80%93-Modelling-Thermal-Behavior-of-GaNPX-packages-Using-RC-Thermal-SPICE-Models-Rev-180216.pdf>
3. GaN Systems, GN008 Application Note: GaN Switching Loss Simulation Using LTSpice. [Online]. Available: [https://gansystems.com/wp-content/uploads/2018/05/GN008-GaN\\_Switching\\_Loss\\_Simulation\\_LTspice\\_20180523.pdf](https://gansystems.com/wp-content/uploads/2018/05/GN008-GaN_Switching_Loss_Simulation_LTspice_20180523.pdf)
4. GaN Systems, High Power IMS 2 Evaluation Platform Technical Manual. [Online]. Available: [https://gansystems.com/wp-content/uploads/2020/05/GSP665x-EVBIMS2\\_Technical-Manual\\_Rev\\_200514.pdf](https://gansystems.com/wp-content/uploads/2020/05/GSP665x-EVBIMS2_Technical-Manual_Rev_200514.pdf)
5. GaN Systems, LTSpice Model User Guide. [Online]. Available: <https://gansystems.com/wp-content/uploads/2018/05/LTspice-Model-User-Guide.pdf>
6. J. Lu, R. Hou and D. Chen, "Loss Distribution among Paralleled GaN HEMTs," in Proc. 2018 IEEE ECCE, Portland, OR, 2018.
7. R. Hou, J. Lu, and D. Chen, "Parasitic capacitance  $E_{qoss}$  loss mechanism, calculation, and measurement in hard-switching for GaN HEMTs," in Proc. 2018 IEEE APEC, San Antonio, TX, 2018.
8. J. L. Lu, R. Hou and D. Chen, "Opportunities and design considerations of GaN HEMTs in ZVS applications," in Proc. 2018 IEEE APEC, San Antonio, TX, 2018.
9. R. Hou, J. Xu, and D. Chen, "Multivariable turn-on/turn-off switching loss scaling approach for high-voltage GaN HEMTs in a hard-switching half-bridge configuration," in Proc. 2017 IEEE WiPDA, Albuquerque, NM, 2017.
10. R. Hou, Y. Shen, H. Zhao, H. Hu, J. Lu and T. Long, "Power Loss Characterization and Modeling for GaN-Based Hard-Switching Half-Bridges Considering Dynamic On-State Resistance," in IEEE Transactions on Transportation Electrification, Jun. 2020.