



AN-008 HiRel Power Application Brief

GaN Switching Loss Simulation using LTSpice

October 23, 2020






Overview

- GaN Systems provides Pspice/LTSpice simulation models for GaN Enhancement mode HEMT
- In this presentation, a half bridge double pulse test circuit in LTSpice is introduced and used as the test bench to evaluate switching performance under different electrical parameters
- Switching losses were simulated and compared with Lab measurement



Half Bridge Double Pulse Test Bench in LTSpice





Half Bridge Double Pulse Test Bench in LTSpice

Set up the simulation parameters:


.param L_DS =3N; power loop inductance


```
.option temp=25; Junction temperature setting, adjust between 25 and 150C
.param VBUS = 400; DC bus voltage
.param ISW = 30; Switching Current
.param RGON =10; Turn-on Gate Resistor
                                                        Switching test parameters
.param RGOFF = 2; Turn-off Gate Resistor
.param VDRV_P = 6; Turn-on gate voltage
.param VDRV_N = 3; Turn-off negative gate voltage
.param DT = 100n; dead time
.param T ON = 2U; Turn-on period
.param L_DPT = VBUS * (T_ON-2*DT) / ISW; calculated L for switching current setting
.param T P = 2.5U; total period
.param L_GATE = 3N; gate inductance
                                                         Parasitic Inductances
.param LS EX= 10p; external source inductance
```



Gate Waveforms (Simulated vs Measured)


Good correlation between simulated and measured waveforms Parasitics: L_DS = 3nH, L_GATE = 3nH -V(vsw) 0V- -40V- **V**SW Measurement **LTSpic Simulation** -80V**-**-120V- V_{GS} spike on free-wheeling -160V- 6V -200V- device induced by dv/dt -240V- (miller feedback) -280V- -320V- -360V- -400V-








Half Bridge Double Pulse Test bench in LTSpice






Half Bridge Double Pulse Test bench in LTSpice





Switching Loss Simulation vs Measurement







October 2020

Simulated Switching Loss

- Turn-on loss increases with T_J due to the reduced transconductance at higher temperature
- Turn-off for GaN is small and less temperature dependent



Switching Loss increases with RG.





Summary

- The GaN E-HEMT switching losses were simulated in LTSpice using a half bridge double pulse test circuit.
- The simulation results were verified against lab measurements. Although the real world measurement can be affected by many factors, a reasonably good agreement was achieved between the simulation model and measurement data.
- This LTSpice test circuit is a convenient tool for end users to set up a simulation platform and familiarize themselves with GaN E-HEMT switching characteristics.
- It can also be used to easily evaluate the effects of different electrical parameters on GaN E-HEMT switching performance.

Click to download LTSpice Simulation File

Click to download the LTSpice Model User Guide





www.tdehirel.com





www.gansystems.com



